Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2f72a682 authored by Arnd Bergmann's avatar Arnd Bergmann
Browse files

ARM: cns3xxx: enable sparse IRQ support



This trivially enables sparse IRQ on cns3xxx by moving the
nr_irqs definition from mach/irqs.h into the machine
descriptor. These interrupts will still get statically
assigned, so nothing changes here.

Signed-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parent 3f9fb2a0
Loading
Loading
Loading
Loading
+1 −0
Original line number Diff line number Diff line
@@ -390,6 +390,7 @@ config ARCH_CNS3XXX
	select MIGHT_HAVE_CACHE_L2X0
	select MIGHT_HAVE_PCI
	select PCI_DOMAINS if PCI
	select SPARSE_IRQ
	help
	  Support for Cavium Networks CNS3XXX platform.

+1 −0
Original line number Diff line number Diff line
@@ -246,6 +246,7 @@ static void __init cns3420_map_io(void)

MACHINE_START(CNS3420VB, "Cavium Networks CNS3420 Validation Board")
	.atag_offset	= 0x100,
	.nr_irqs	= NR_IRQS_CNS3XXX,
	.map_io		= cns3420_map_io,
	.init_irq	= cns3xxx_init_irq,
	.init_time	= cns3xxx_timer_init,
+0 −24
Original line number Diff line number Diff line
/*
 * Copyright 2000 Deep Blue Solutions Ltd.
 * Copyright 2003 ARM Limited
 * Copyright 2008 Cavium Networks
 *
 * This file is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, Version 2, as
 * published by the Free Software Foundation.
 */

#ifndef __MACH_IRQS_H
#define __MACH_IRQS_H

#define IRQ_LOCALTIMER		29
#define IRQ_LOCALWDOG		30
#define IRQ_TC11MP_GIC_START	32

#include <mach/cns3xxx.h>

#ifndef NR_IRQS
#error "NR_IRQS not defined by the board-specific files"
#endif

#endif