Commit 2e4ed087 authored Jun 07, 2016 by Peter Ujfalusi Committed by Vinod Koul Jun 08, 2016

dmaengine: edma: Use early completion for intermediate paRAM set in slave_sg

The driver limits the physical number of paRAM slots to be used by channels.
If the transfer needs more slots (more SGs) then the transfer is broken up
to smaller chunks. When the chunk is finished the driver will rewrite the
physical slots and continues the transfer. This set up time can take some
time and we might miss DMA events. If the intermediate set completion is
using early completion (the interrupt will happen when the last slot is
issued to the TPTC and not when the transfer is finished by the TPTC) we
will have a bit more time to update the paRAM slots and less likely to have
missed events.

Signed-off-by: Peter Ujfalusi <peter.ujfalusi@ti.com>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>

parent 1a695a90

drivers/dma/edma.c

+9 −6

Original line number	Diff line number	Diff line
		@@ -1114,14 +1114,17 @@ static struct dma_async_tx_descriptor *edma_prep_slave_sg(
		edesc->absync = ret;
		edesc->residue += sg_dma_len(sg);

		/* If this is the last in a current SG set of transactions,
		enable interrupts so that next set is processed */
		if (!((i+1) % MAX_NR_SG))
		edesc->pset[i].param.opt \|= TCINTEN;

		/* If this is the last set, enable completion interrupt flag */
		if (i == sg_len - 1)
		/* Enable completion interrupt */
		edesc->pset[i].param.opt \|= TCINTEN;
		else if (!((i+1) % MAX_NR_SG))
		/*
		* Enable early completion interrupt for the
		* intermediateset. In this case the driver will be
		* notified when the paRAM set is submitted to TC. This
		* will allow more time to set up the next set of slots.
		*/
		edesc->pset[i].param.opt \|= (TCINTEN \| TCCMODE);
		}
		edesc->residue_stat = edesc->residue;