Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2b3b3516 authored by Andrew Victor's avatar Andrew Victor Committed by Russell King
Browse files

[ARM] 4764/1: [AT91] AT91CAP9 core support 

Add support for Atmel's AT91CAP9 Customizable Microcontroller family.
  <http://www.atmel.com/products/AT91CAP/Default.asp

>

Signed-off-by: default avatarStelian Pop <stelian@popies.net>
Signed-off-by: default avatarAndrew Victor <linux@maxim.org.za>
Signed-off-by: default avatarRussell King <rmk+kernel@arm.linux.org.uk>
parent da7a42d6

arch/arm/Kconfig

+2 −2
Original line number Diff line number Diff line
@@ -180,8 +180,8 @@ config ARCH_AT91 
	bool "Atmel AT91"

	select GENERIC_GPIO

	help

	  This enables support for systems based on the Atmel AT91RM9200

	  and AT91SAM9xxx processors.

	  This enables support for systems based on the Atmel AT91RM9200,

	  AT91SAM9 and AT91CAP9 processors.



config ARCH_CLPS7500

	bool "Cirrus CL-PS7500FE"

arch/arm/mach-at91/Kconfig

+3 −0
Original line number Diff line number Diff line
@@ -22,6 +22,9 @@ config ARCH_AT91SAM9263 
config ARCH_AT91SAM9RL

	bool "AT91SAM9RL"



config ARCH_AT91CAP9

	bool "AT91CAP9"



config ARCH_AT91X40

	bool "AT91x40"

arch/arm/mach-at91/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -15,6 +15,7 @@ obj-$(CONFIG_ARCH_AT91SAM9260) += at91sam9260.o at91sam926x_time.o at91sam9260_d 
obj-$(CONFIG_ARCH_AT91SAM9261)	+= at91sam9261.o at91sam926x_time.o at91sam9261_devices.o

obj-$(CONFIG_ARCH_AT91SAM9263)	+= at91sam9263.o at91sam926x_time.o at91sam9263_devices.o

obj-$(CONFIG_ARCH_AT91SAM9RL)	+= at91sam9rl.o at91sam926x_time.o at91sam9rl_devices.o

obj-$(CONFIG_ARCH_AT91CAP9)	+= at91cap9.o at91sam926x_time.o at91cap9_devices.o

obj-$(CONFIG_ARCH_AT91X40)	+= at91x40.o at91x40_time.o



# AT91RM9200 board-specific support

arch/arm/mach-at91/Makefile.boot

+6 −1
Original line number Diff line number Diff line
@@ -3,7 +3,12 @@ 
#   PARAMS_PHYS must be within 4MB of ZRELADDR

#   INITRD_PHYS must be in RAM



ifeq ($(CONFIG_ARCH_AT91CAP9),y)

   zreladdr-y	:= 0x70008000

params_phys-y	:= 0x70000100

initrd_phys-y	:= 0x70410000

else

   zreladdr-y	:= 0x20008000

params_phys-y	:= 0x20000100

initrd_phys-y	:= 0x20410000

endif

arch/arm/mach-at91/at91cap9.c

0 → 100644
+365 −0
Original line number Diff line number Diff line 
/*

 * arch/arm/mach-at91/at91cap9.c

 *

 *  Copyright (C) 2007 Stelian Pop <stelian.pop@leadtechdesign.com>

 *  Copyright (C) 2007 Lead Tech Design <www.leadtechdesign.com>

 *  Copyright (C) 2007 Atmel Corporation.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 *

 */



#include <linux/module.h>



#include <asm/mach/arch.h>

#include <asm/mach/map.h>

#include <asm/arch/at91cap9.h>

#include <asm/arch/at91_pmc.h>

#include <asm/arch/at91_rstc.h>



#include "generic.h"

#include "clock.h"



static struct map_desc at91cap9_io_desc[] __initdata = {

	{

		.virtual	= AT91_VA_BASE_SYS,

		.pfn		= __phys_to_pfn(AT91_BASE_SYS),

		.length		= SZ_16K,

		.type		= MT_DEVICE,

	}, {

		.virtual	= AT91_IO_VIRT_BASE - AT91CAP9_SRAM_SIZE,

		.pfn		= __phys_to_pfn(AT91CAP9_SRAM_BASE),

		.length		= AT91CAP9_SRAM_SIZE,

		.type		= MT_DEVICE,

	},

};



/* --------------------------------------------------------------------

 *  Clocks

 * -------------------------------------------------------------------- */



/*

 * The peripheral clocks.

 */

static struct clk pioABCD_clk = {

	.name		= "pioABCD_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_PIOABCD,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk mpb0_clk = {

	.name		= "mpb0_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_MPB0,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk mpb1_clk = {

	.name		= "mpb1_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_MPB1,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk mpb2_clk = {

	.name		= "mpb2_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_MPB2,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk mpb3_clk = {

	.name		= "mpb3_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_MPB3,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk mpb4_clk = {

	.name		= "mpb4_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_MPB4,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk usart0_clk = {

	.name		= "usart0_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_US0,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk usart1_clk = {

	.name		= "usart1_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_US1,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk usart2_clk = {

	.name		= "usart2_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_US2,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk mmc0_clk = {

	.name		= "mci0_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_MCI0,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk mmc1_clk = {

	.name		= "mci1_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_MCI1,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk can_clk = {

	.name		= "can_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_CAN,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk twi_clk = {

	.name		= "twi_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_TWI,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk spi0_clk = {

	.name		= "spi0_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_SPI0,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk spi1_clk = {

	.name		= "spi1_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_SPI1,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk ssc0_clk = {

	.name		= "ssc0_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_SSC0,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk ssc1_clk = {

	.name		= "ssc1_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_SSC1,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk ac97_clk = {

	.name		= "ac97_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_AC97C,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk tcb_clk = {

	.name		= "tcb_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_TCB,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk pwmc_clk = {

	.name		= "pwmc_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_PWMC,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk macb_clk = {

	.name		= "macb_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_EMAC,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk aestdes_clk = {

	.name		= "aestdes_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_AESTDES,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk adc_clk = {

	.name		= "adc_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_ADC,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk isi_clk = {

	.name		= "isi_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_ISI,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk lcdc_clk = {

	.name		= "lcdc_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_LCDC,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk dma_clk = {

	.name		= "dma_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_DMA,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk udphs_clk = {

	.name		= "udphs_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_UDPHS,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk ohci_clk = {

	.name		= "ohci_clk",

	.pmc_mask	= 1 << AT91CAP9_ID_UHP,

	.type		= CLK_TYPE_PERIPHERAL,

};



static struct clk *periph_clocks[] __initdata = {

	&pioABCD_clk,

	&mpb0_clk,

	&mpb1_clk,

	&mpb2_clk,

	&mpb3_clk,

	&mpb4_clk,

	&usart0_clk,

	&usart1_clk,

	&usart2_clk,

	&mmc0_clk,

	&mmc1_clk,

	&can_clk,

	&twi_clk,

	&spi0_clk,

	&spi1_clk,

	&ssc0_clk,

	&ssc1_clk,

	&ac97_clk,

	&tcb_clk,

	&pwmc_clk,

	&macb_clk,

	&aestdes_clk,

	&adc_clk,

	&isi_clk,

	&lcdc_clk,

	&dma_clk,

	&udphs_clk,

	&ohci_clk,

	// irq0 .. irq1

};



/*

 * The four programmable clocks.

 * You must configure pin multiplexing to bring these signals out.

 */

static struct clk pck0 = {

	.name		= "pck0",

	.pmc_mask	= AT91_PMC_PCK0,

	.type		= CLK_TYPE_PROGRAMMABLE,

	.id		= 0,

};

static struct clk pck1 = {

	.name		= "pck1",

	.pmc_mask	= AT91_PMC_PCK1,

	.type		= CLK_TYPE_PROGRAMMABLE,

	.id		= 1,

};

static struct clk pck2 = {

	.name		= "pck2",

	.pmc_mask	= AT91_PMC_PCK2,

	.type		= CLK_TYPE_PROGRAMMABLE,

	.id		= 2,

};

static struct clk pck3 = {

	.name		= "pck3",

	.pmc_mask	= AT91_PMC_PCK3,

	.type		= CLK_TYPE_PROGRAMMABLE,

	.id		= 3,

};



static void __init at91cap9_register_clocks(void)

{

	int i;



	for (i = 0; i < ARRAY_SIZE(periph_clocks); i++)

		clk_register(periph_clocks[i]);



	clk_register(&pck0);

	clk_register(&pck1);

	clk_register(&pck2);

	clk_register(&pck3);

}



/* --------------------------------------------------------------------

 *  GPIO

 * -------------------------------------------------------------------- */



static struct at91_gpio_bank at91cap9_gpio[] = {

	{

		.id		= AT91CAP9_ID_PIOABCD,

		.offset		= AT91_PIOA,

		.clock		= &pioABCD_clk,

	}, {

		.id		= AT91CAP9_ID_PIOABCD,

		.offset		= AT91_PIOB,

		.clock		= &pioABCD_clk,

	}, {

		.id		= AT91CAP9_ID_PIOABCD,

		.offset		= AT91_PIOC,

		.clock		= &pioABCD_clk,

	}, {

		.id		= AT91CAP9_ID_PIOABCD,

		.offset		= AT91_PIOD,

		.clock		= &pioABCD_clk,

	}

};



static void at91cap9_reset(void)

{

	at91_sys_write(AT91_RSTC_CR, AT91_RSTC_KEY | AT91_RSTC_PROCRST | AT91_RSTC_PERRST);

}



/* --------------------------------------------------------------------

 *  AT91CAP9 processor initialization

 * -------------------------------------------------------------------- */



void __init at91cap9_initialize(unsigned long main_clock)

{

	/* Map peripherals */

	iotable_init(at91cap9_io_desc, ARRAY_SIZE(at91cap9_io_desc));



	at91_arch_reset = at91cap9_reset;

	at91_extern_irq = (1 << AT91CAP9_ID_IRQ0) | (1 << AT91CAP9_ID_IRQ1);



	/* Init clock subsystem */

	at91_clock_init(main_clock);



	/* Register the processor-specific clocks */

	at91cap9_register_clocks();



	/* Register GPIO subsystem */

	at91_gpio_init(at91cap9_gpio, 4);

}



/* --------------------------------------------------------------------

 *  Interrupt initialization

 * -------------------------------------------------------------------- */



/*

 * The default interrupt priority levels (0 = lowest, 7 = highest).

 */

static unsigned int at91cap9_default_irq_priority[NR_AIC_IRQS] __initdata = {

	7,	/* Advanced Interrupt Controller (FIQ) */

	7,	/* System Peripherals */

	1,	/* Parallel IO Controller A, B, C and D */

	0,	/* MP Block Peripheral 0 */

	0,	/* MP Block Peripheral 1 */

	0,	/* MP Block Peripheral 2 */

	0,	/* MP Block Peripheral 3 */

	0,	/* MP Block Peripheral 4 */

	5,	/* USART 0 */

	5,	/* USART 1 */

	5,	/* USART 2 */

	0,	/* Multimedia Card Interface 0 */

	0,	/* Multimedia Card Interface 1 */

	3,	/* CAN */

	6,	/* Two-Wire Interface */

	5,	/* Serial Peripheral Interface 0 */

	5,	/* Serial Peripheral Interface 1 */

	4,	/* Serial Synchronous Controller 0 */

	4,	/* Serial Synchronous Controller 1 */

	5,	/* AC97 Controller */

	0,	/* Timer Counter 0, 1 and 2 */

	0,	/* Pulse Width Modulation Controller */

	3,	/* Ethernet */

	0,	/* Advanced Encryption Standard, Triple DES*/

	0,	/* Analog-to-Digital Converter */

	0,	/* Image Sensor Interface */

	3,	/* LCD Controller */

	0,	/* DMA Controller */

	2,	/* USB Device Port */

	2,	/* USB Host port */

	0,	/* Advanced Interrupt Controller (IRQ0) */

	0,	/* Advanced Interrupt Controller (IRQ1) */

};



void __init at91cap9_init_interrupts(unsigned int priority[NR_AIC_IRQS])

{

	if (!priority)

		priority = at91cap9_default_irq_priority;



	/* Initialize the AIC interrupt controller */

	at91_aic_init(priority);



	/* Enable GPIO interrupts */

	at91_gpio_irq_setup();

}