Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 2a865745 authored by Chinmay Sawarkar's avatar Chinmay Sawarkar
Browse files

ARM: dts: msm: Set core clock config to zero



This will ensure that System and AXI clocks are always provided
to the MVP_CORE. This register must be set at Cold & Warm boot,
before PIL load.

CRs-Fixed: 2384822
Change-Id: I71a0b3b191134e9bf6abbcac0472f004fc3638eb
Signed-off-by: default avatarChinmay Sawarkar <chinmays@codeaurora.org>
parent e222d4df
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment