Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 26b54be5 authored by Bharat Kumar Gogada's avatar Bharat Kumar Gogada Committed by Bjorn Helgaas
Browse files

PCI: xilinx-nwl: Remove mask for messages not supported by AXI 



Remove support for vendor-defined messages which are not supported by AXI.

Signed-off-by: default avatarBharat Kumar Gogada <bharatku@xilinx.com>
Signed-off-by: default avatarBjorn Helgaas <bhelgaas@google.com>
parent ec6bd78a

drivers/pci/host/pcie-xilinx-nwl.c

+1 −13
Original line number Diff line number Diff line
@@ -62,21 +62,9 @@ 
#define CFG_ENABLE_PM_MSG_FWD		BIT(1)

#define CFG_ENABLE_INT_MSG_FWD		BIT(2)

#define CFG_ENABLE_ERR_MSG_FWD		BIT(3)

#define CFG_ENABLE_SLT_MSG_FWD		BIT(5)

#define CFG_ENABLE_VEN_MSG_FWD		BIT(7)

#define CFG_ENABLE_OTH_MSG_FWD		BIT(13)

#define CFG_ENABLE_VEN_MSG_EN		BIT(14)

#define CFG_ENABLE_VEN_MSG_VEN_INV	BIT(15)

#define CFG_ENABLE_VEN_MSG_VEN_ID	GENMASK(31, 16)

#define CFG_ENABLE_MSG_FILTER_MASK	(CFG_ENABLE_PM_MSG_FWD | \

					CFG_ENABLE_INT_MSG_FWD | \

					CFG_ENABLE_ERR_MSG_FWD | \

					CFG_ENABLE_SLT_MSG_FWD | \

					CFG_ENABLE_VEN_MSG_FWD | \

					CFG_ENABLE_OTH_MSG_FWD | \

					CFG_ENABLE_VEN_MSG_EN | \

					CFG_ENABLE_VEN_MSG_VEN_INV | \

					CFG_ENABLE_VEN_MSG_VEN_ID)

					CFG_ENABLE_ERR_MSG_FWD)



/* Misc interrupt status mask bits */

#define MSGF_MISC_SR_RXMSG_AVAIL	BIT(0)