Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 258b3c31 authored by Laurent Pinchart's avatar Laurent Pinchart Committed by Simon Horman
Browse files

ARM: dts: r8a7778: Rename the serial port clock to fck 



The clock is really the device functional clock, not the interface
clock. Rename it.

Signed-off-by: default avatarLaurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 0995b9a8

arch/arm/boot/dts/r8a7778.dtsi

+6 −6
Original line number Original line Diff line number Diff line
@@ -302,7 +302,7 @@ 
		reg = <0xffe40000 0x100>;

		reg = <0xffe40000 0x100>;

		interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp0_clks R8A7778_CLK_SCIF0>;

		clocks = <&mstp0_clks R8A7778_CLK_SCIF0>;

		clock-names = "sci_ick";

		clock-names = "fck";

		power-domains = <&cpg_clocks>;

		power-domains = <&cpg_clocks>;

		status = "disabled";

		status = "disabled";

	};

	};
@@ -313,7 +313,7 @@ 
		reg = <0xffe41000 0x100>;

		reg = <0xffe41000 0x100>;

		interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp0_clks R8A7778_CLK_SCIF1>;

		clocks = <&mstp0_clks R8A7778_CLK_SCIF1>;

		clock-names = "sci_ick";

		clock-names = "fck";

		power-domains = <&cpg_clocks>;

		power-domains = <&cpg_clocks>;

		status = "disabled";

		status = "disabled";

	};

	};
@@ -324,7 +324,7 @@ 
		reg = <0xffe42000 0x100>;

		reg = <0xffe42000 0x100>;

		interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp0_clks R8A7778_CLK_SCIF2>;

		clocks = <&mstp0_clks R8A7778_CLK_SCIF2>;

		clock-names = "sci_ick";

		clock-names = "fck";

		power-domains = <&cpg_clocks>;

		power-domains = <&cpg_clocks>;

		status = "disabled";

		status = "disabled";

	};

	};
@@ -335,7 +335,7 @@ 
		reg = <0xffe43000 0x100>;

		reg = <0xffe43000 0x100>;

		interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp0_clks R8A7778_CLK_SCIF3>;

		clocks = <&mstp0_clks R8A7778_CLK_SCIF3>;

		clock-names = "sci_ick";

		clock-names = "fck";

		power-domains = <&cpg_clocks>;

		power-domains = <&cpg_clocks>;

		status = "disabled";

		status = "disabled";

	};

	};
@@ -346,7 +346,7 @@ 
		reg = <0xffe44000 0x100>;

		reg = <0xffe44000 0x100>;

		interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp0_clks R8A7778_CLK_SCIF4>;

		clocks = <&mstp0_clks R8A7778_CLK_SCIF4>;

		clock-names = "sci_ick";

		clock-names = "fck";

		power-domains = <&cpg_clocks>;

		power-domains = <&cpg_clocks>;

		status = "disabled";

		status = "disabled";

	};

	};
@@ -357,7 +357,7 @@ 
		reg = <0xffe45000 0x100>;

		reg = <0xffe45000 0x100>;

		interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp0_clks R8A7778_CLK_SCIF5>;

		clocks = <&mstp0_clks R8A7778_CLK_SCIF5>;

		clock-names = "sci_ick";

		clock-names = "fck";

		power-domains = <&cpg_clocks>;

		power-domains = <&cpg_clocks>;

		status = "disabled";

		status = "disabled";

	};

	};