Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 22c8e552 authored by Andi Kleen's avatar Andi Kleen Committed by Arnaldo Carvalho de Melo
Browse files

perf vendor events intel: Add uncore events for Xeon Phi (Knights Landing) 



Add metrics for memory and MCDRAM. Minimal metrics only for now.

Signed-off-by: default avatarAndi Kleen <ak@linux.intel.com>
Cc: Jiri Olsa <jolsa@kernel.org>
Link: http://lkml.kernel.org/n/tip-c0cix4eprbldfrx5zf60suvh@git.kernel.org


Signed-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent dd32cb5d

tools/perf/pmu-events/arch/x86/knightslanding/uncore-memory.json

0 → 100644
+42 −0
Original line number Diff line number Diff line 
[

    {

        "BriefDescription": "ddr bandwidth read (CPU traffic only) (MB/sec). ",

        "Counter": "0,1,2,3",

        "EventCode": "0x03",

        "EventName": "UNC_M_CAS_COUNT.RD",

        "PerPkg": "1",

        "ScaleUnit": "6.4e-05MiB",

        "UMask": "0x01",

        "Unit": "imc"

    },

    {

        "BriefDescription": "ddr bandwidth write (CPU traffic only) (MB/sec). ",

        "Counter": "0,1,2,3",

        "EventCode": "0x03",

        "EventName": "UNC_M_CAS_COUNT.WR",

        "PerPkg": "1",

        "ScaleUnit": "6.4e-05MiB",

        "UMask": "0x02",

        "Unit": "imc"

    },

    {

        "BriefDescription": "mcdram bandwidth read (CPU traffic only) (MB/sec). ",

        "Counter": "0,1,2,3",

        "EventCode": "0x01",

        "EventName": "UNC_E_RPQ_INSERTS",

        "PerPkg": "1",

        "ScaleUnit": "6.4e-05MiB",

        "UMask": "0x01",

        "Unit": "edc_eclk"

    },

    {

        "BriefDescription": "mcdram bandwidth write (CPU traffic only) (MB/sec). ",

        "Counter": "0,1,2,3",

        "EventCode": "0x02",

        "EventName": "UNC_E_WPQ_INSERTS",

        "PerPkg": "1",

        "ScaleUnit": "6.4e-05MiB",

        "UMask": "0x01",

        "Unit": "edc_eclk"

    }

]