msm: npu: Set clock gating bit properly
Bit 1 in GPR1 was used to notify fw to enable clock gating if
set to 1. But it has been changed in fw to enable clock gating
if set to 0 recently. This change is to align with fw's change
to set this clock gating bit properly.
Change-Id: I3a83aa99d8b345f3d1f2f94ce65e55f59a689e91
Signed-off-by:
Jilai Wang <jilaiw@codeaurora.org>
Loading
Please register or sign in to comment