Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 201e30ae authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: set PCIe0 DRV L1ss timeout to 10ms"

parents ef48f164 925529fe
Loading
Loading
Loading
Loading
+7 −0
Original line number Diff line number Diff line
@@ -218,6 +218,13 @@ Main node
		the system can enter CX power collapse once the DRV subsystem
		removes its PCIe votes.

- qcom,drv-l1ss-timeout-us:
	Usage: optional depends on qcom,drv-supported
	Value type: <u32>
	Definition: This timeout determines when DRV subsystem will put the
		link into l1ss sleep while idle in l1ss. If this is omitted,
		the default timeout is 100ms.

- qcom,use-19p2mhz-aux-clk:
	Usage: optional
	Value type: <bool>
+1 −0
Original line number Diff line number Diff line
@@ -94,6 +94,7 @@

		qcom,boot-option = <0x1>;
		qcom,drv-supported;
		qcom,drv-l1ss-timeout-us = <10000>; /* 10ms */
		qcom,use-19p2mhz-aux-clk;
		qcom,no-l0s-supported;
		qcom,l1-2-th-scale = <2>; /* 1us */