Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1de401c0 authored by Lionel Landwerlin's avatar Lionel Landwerlin
Browse files

drm/i915/perf: enable perf support on ICL 



No significant changes from either context offsets, nor report
formats, nor register whitelist.

v2: Also drop slice/unslice clock ratio changes (Matt)

Signed-off-by: default avatarLionel Landwerlin <lionel.g.landwerlin@intel.com>
Reviewed-by: default avatarMatthew Auld <matthew.auld@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180326133949.12469-3-lionel.g.landwerlin@intel.com
parent e7702760

drivers/gpu/drm/i915/Makefile

+2 −1
Original line number Diff line number Diff line
@@ -172,7 +172,8 @@ i915-y += i915_perf.o \ 
	  i915_oa_glk.o \

	  i915_oa_cflgt2.o \

	  i915_oa_cflgt3.o \

	  i915_oa_cnl.o

	  i915_oa_cnl.o \

	  i915_oa_icl.o



ifeq ($(CONFIG_DRM_I915_GVT),y)

i915-y += intel_gvt.o

drivers/gpu/drm/i915/i915_oa_icl.c

0 → 100644
+118 −0
Original line number Diff line number Diff line 
/*

 * Autogenerated file by GPU Top : https://github.com/rib/gputop

 * DO NOT EDIT manually!

 *

 *

 * Copyright (c) 2015 Intel Corporation

 *

 * Permission is hereby granted, free of charge, to any person obtaining a

 * copy of this software and associated documentation files (the "Software"),

 * to deal in the Software without restriction, including without limitation

 * the rights to use, copy, modify, merge, publish, distribute, sublicense,

 * and/or sell copies of the Software, and to permit persons to whom the

 * Software is furnished to do so, subject to the following conditions:

 *

 * The above copyright notice and this permission notice (including the next

 * paragraph) shall be included in all copies or substantial portions of the

 * Software.

 *

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR

 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,

 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL

 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER

 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING

 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS

 * IN THE SOFTWARE.

 *

 */



#include <linux/sysfs.h>



#include "i915_drv.h"

#include "i915_oa_icl.h"



static const struct i915_oa_reg b_counter_config_test_oa[] = {

	{ _MMIO(0x2740), 0x00000000 },

	{ _MMIO(0x2710), 0x00000000 },

	{ _MMIO(0x2714), 0xf0800000 },

	{ _MMIO(0x2720), 0x00000000 },

	{ _MMIO(0x2724), 0xf0800000 },

	{ _MMIO(0x2770), 0x00000004 },

	{ _MMIO(0x2774), 0x0000ffff },

	{ _MMIO(0x2778), 0x00000003 },

	{ _MMIO(0x277c), 0x0000ffff },

	{ _MMIO(0x2780), 0x00000007 },

	{ _MMIO(0x2784), 0x0000ffff },

	{ _MMIO(0x2788), 0x00100002 },

	{ _MMIO(0x278c), 0x0000fff7 },

	{ _MMIO(0x2790), 0x00100002 },

	{ _MMIO(0x2794), 0x0000ffcf },

	{ _MMIO(0x2798), 0x00100082 },

	{ _MMIO(0x279c), 0x0000ffef },

	{ _MMIO(0x27a0), 0x001000c2 },

	{ _MMIO(0x27a4), 0x0000ffe7 },

	{ _MMIO(0x27a8), 0x00100001 },

	{ _MMIO(0x27ac), 0x0000ffe7 },

};



static const struct i915_oa_reg flex_eu_config_test_oa[] = {

};



static const struct i915_oa_reg mux_config_test_oa[] = {

	{ _MMIO(0xd04), 0x00000200 },

	{ _MMIO(0x9840), 0x00000000 },

	{ _MMIO(0x9884), 0x00000000 },

	{ _MMIO(0x9888), 0x10060000 },

	{ _MMIO(0x9888), 0x22060000 },

	{ _MMIO(0x9888), 0x16060000 },

	{ _MMIO(0x9888), 0x24060000 },

	{ _MMIO(0x9888), 0x18060000 },

	{ _MMIO(0x9888), 0x1a060000 },

	{ _MMIO(0x9888), 0x12060000 },

	{ _MMIO(0x9888), 0x14060000 },

	{ _MMIO(0x9888), 0x10060000 },

	{ _MMIO(0x9888), 0x22060000 },

	{ _MMIO(0x9884), 0x00000003 },

	{ _MMIO(0x9888), 0x16130000 },

	{ _MMIO(0x9888), 0x24000001 },

	{ _MMIO(0x9888), 0x0e130056 },

	{ _MMIO(0x9888), 0x10130000 },

	{ _MMIO(0x9888), 0x1a130000 },

	{ _MMIO(0x9888), 0x541f0001 },

	{ _MMIO(0x9888), 0x181f0000 },

	{ _MMIO(0x9888), 0x4c1f0000 },

	{ _MMIO(0x9888), 0x301f0000 },

};



static ssize_t

show_test_oa_id(struct device *kdev, struct device_attribute *attr, char *buf)

{

	return sprintf(buf, "1\n");

}



void

i915_perf_load_test_config_icl(struct drm_i915_private *dev_priv)

{

	strlcpy(dev_priv->perf.oa.test_config.uuid,

		"a291665e-244b-4b76-9b9a-01de9d3c8068",

		sizeof(dev_priv->perf.oa.test_config.uuid));

	dev_priv->perf.oa.test_config.id = 1;



	dev_priv->perf.oa.test_config.mux_regs = mux_config_test_oa;

	dev_priv->perf.oa.test_config.mux_regs_len = ARRAY_SIZE(mux_config_test_oa);



	dev_priv->perf.oa.test_config.b_counter_regs = b_counter_config_test_oa;

	dev_priv->perf.oa.test_config.b_counter_regs_len = ARRAY_SIZE(b_counter_config_test_oa);



	dev_priv->perf.oa.test_config.flex_regs = flex_eu_config_test_oa;

	dev_priv->perf.oa.test_config.flex_regs_len = ARRAY_SIZE(flex_eu_config_test_oa);



	dev_priv->perf.oa.test_config.sysfs_metric.name = "a291665e-244b-4b76-9b9a-01de9d3c8068";

	dev_priv->perf.oa.test_config.sysfs_metric.attrs = dev_priv->perf.oa.test_config.attrs;



	dev_priv->perf.oa.test_config.attrs[0] = &dev_priv->perf.oa.test_config.sysfs_metric_id.attr;



	dev_priv->perf.oa.test_config.sysfs_metric_id.attr.name = "id";

	dev_priv->perf.oa.test_config.sysfs_metric_id.attr.mode = 0444;

	dev_priv->perf.oa.test_config.sysfs_metric_id.show = show_test_oa_id;

}

drivers/gpu/drm/i915/i915_oa_icl.h

0 → 100644
+34 −0
Original line number Diff line number Diff line 
/*

 * Autogenerated file by GPU Top : https://github.com/rib/gputop

 * DO NOT EDIT manually!

 *

 *

 * Copyright (c) 2015 Intel Corporation

 *

 * Permission is hereby granted, free of charge, to any person obtaining a

 * copy of this software and associated documentation files (the "Software"),

 * to deal in the Software without restriction, including without limitation

 * the rights to use, copy, modify, merge, publish, distribute, sublicense,

 * and/or sell copies of the Software, and to permit persons to whom the

 * Software is furnished to do so, subject to the following conditions:

 *

 * The above copyright notice and this permission notice (including the next

 * paragraph) shall be included in all copies or substantial portions of the

 * Software.

 *

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR

 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,

 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL

 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER

 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING

 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS

 * IN THE SOFTWARE.

 *

 */



#ifndef __I915_OA_ICL_H__

#define __I915_OA_ICL_H__



extern void i915_perf_load_test_config_icl(struct drm_i915_private *dev_priv);



#endif

drivers/gpu/drm/i915/i915_perf.c

+5 −2
Original line number Diff line number Diff line
@@ -209,6 +209,7 @@ 
#include "i915_oa_cflgt2.h"

#include "i915_oa_cflgt3.h"

#include "i915_oa_cnl.h"

#include "i915_oa_icl.h"



/* HW requires this to be a power of two, between 128k and 16M, though driver

 * is currently generally designed assuming the largest 16M size is used such
@@ -1840,7 +1841,7 @@ static int gen8_enable_metric_set(struct drm_i915_private *dev_priv, 
	 * be read back from automatically triggered reports, as part of the

	 * RPT_ID field.

	 */

	if (IS_GEN9(dev_priv) || IS_GEN10(dev_priv)) {

	if (IS_GEN(dev_priv, 9, 11)) {

		I915_WRITE(GEN8_OA_DEBUG,

			   _MASKED_BIT_ENABLE(GEN9_OA_DEBUG_DISABLE_CLK_RATIO_REPORTS |

					      GEN9_OA_DEBUG_INCLUDE_CLK_RATIO));
@@ -2935,6 +2936,8 @@ void i915_perf_register(struct drm_i915_private *dev_priv) 
			i915_perf_load_test_config_cflgt3(dev_priv);

	} else if (IS_CANNONLAKE(dev_priv)) {

		i915_perf_load_test_config_cnl(dev_priv);

	} else if (IS_ICELAKE(dev_priv)) {

		i915_perf_load_test_config_icl(dev_priv);

	}



	if (dev_priv->perf.oa.test_config.id == 0)
@@ -3467,7 +3470,7 @@ void i915_perf_init(struct drm_i915_private *dev_priv) 


				dev_priv->perf.oa.gen8_valid_ctx_bit = (1<<16);

			}

		} else if (IS_GEN10(dev_priv)) {

		} else if (IS_GEN(dev_priv, 10, 11)) {

			dev_priv->perf.oa.ops.is_valid_b_counter_reg =

				gen7_is_valid_b_counter_addr;

			dev_priv->perf.oa.ops.is_valid_mux_reg =