Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 152f1740 authored by qctecmdr Service's avatar qctecmdr Service Committed by Gerrit - the friendly Code Review server
Browse files

Merge "dt-bindings: msm: Update documentation of qcom,llcc"

parents 6b86df24 8d9c8d6e
Loading
Loading
Loading
Loading
+13 −4
Original line number Diff line number Diff line
@@ -16,17 +16,26 @@ Properties:
- reg:
	Usage: required
	Value Type: <prop-encoded-array>
	Definition: Start address and the the size of the register regions.
	Definition: The first element specifies the llcc base start address and
		    the size of the register region. The second element specifies
		    the llcc broadcast base address and size of the register region.

- regnames:
- reg-names:
	Usage: required
	Value Type: <stringlist>
	Definition: Register region names. Must be "llcc_*"
	Definition: Register region names. Must be "llcc_base", "llcc_broadcast_base".

- interrupts:
	Usage: required
	Definition: The interrupt is associated with the llcc edac device.
		    It's used for llcc cache single and double bit error detection
		    and reporting.

Example:

	cache-controller@9200000 {
		compatible = "qcom,kona-llcc";
		reg = <0x9200000 0x200000> <0x9600000 0x50000>;
		reg-names = "llcc_base", "llcc_bcast_base";
		reg-names = "llcc_base", "llcc_broadcast_base";
		interrupts = <GIC_SPI 582 IRQ_TYPE_LEVEL_HIGH>;
	};