Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 101432df authored by Chris Lew's avatar Chris Lew
Browse files

dt-bindings: arm: msm: Add snapshot for qsee_ipc_irq_bridge 



This snapshot is taken as of msm-4.14 'commit <f63747b877cd> ("Merge
"UPSTREAM commit 'eec334785ba1a5112db705ddcf5577e4bccc6009' 09/30"")'.

Change-Id: I127706cb9bd668f83402466701b91666558fa5a6
Signed-off-by: default avatarChris Lew <clew@codeaurora.org>
parent 4ee4d1e9

Documentation/devicetree/bindings/arm/msm/qsee_ipc_irq_bridge.txt

0 → 100644
+30 −0
Original line number Diff line number Diff line 
Qualcomm Technologies, Inc. Secure Execution Environment IPC Interrupt Bridge



[Root level node]

Required properties:

-compatible : should be "qcom,qsee-ipc-irq-bridge";



[Second level nodes]

qcom,qsee-ipc-irq-subsystem

Required properties:

-qcom,dev-name: the bridge device name

-interrupt: IPC interrupt line from remote subsystem to QSEE

-label : The name of this subsystem.



Required properties if interrupt type is IRQ_TYPE_LEVEL_HIGH[4]:

-qcom,rx-irq-clr : the register to clear the level triggered rx interrupt

-qcom,rx-irq-clr-mask : the bitmask to clear the rx interrupt



Example:



	qcom,qsee_ipc_irq_bridge {

		compatible = "qcom,qsee-ipc-irq-bridge";



		qcom,qsee-ipc-irq-spss {

			qcom,rx-irq-clr = <0x1d08008 0x4>;

			qcom,rx-irq-clr-mask = <0x2>;

			qcom,dev-name = "qsee_ipc_irq_spss";

			interrupts = <0 349 4>;

			label = "spss";

		};

	};