Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 077c42f7 authored by Mugunthan V N's avatar Mugunthan V N Committed by Paul Walmsley
Browse files

arm: dra7xx: Add hwmod data for MDIO and CPSW 



Adding hwmod data for CPSW and MDIO which is present in DRA7xx SoC

Cc: Rajendra Nayak <rnayak@ti.com>
Cc: Tony Lindgren <tony@atomide.com>
Cc: Russell King <linux@arm.linux.org.uk>
Cc: Paul Walmsley <paul@pwsan.com>
Signed-off-by: default avatarMugunthan V N <mugunthanvnm@ti.com>
Tested-by: default avatarSebastian Andrzej Siewior <sebastian@breakpoint.cc>
Acked-by: default avatarTony Lindgren <tony@atomide.com>
Signed-off-by: default avatarPaul Walmsley <paul@pwsan.com>
parent 8dd3eb71

arch/arm/mach-omap2/omap_hwmod_7xx_data.c

+65 −0
Original line number Diff line number Diff line
@@ -272,6 +272,56 @@ static struct omap_hwmod dra7xx_ctrl_module_wkup_hwmod = { 
	},

};



/*

 * 'gmac' class

 * cpsw/gmac sub system

 */

static struct omap_hwmod_class_sysconfig dra7xx_gmac_sysc = {

	.rev_offs	= 0x0,

	.sysc_offs	= 0x8,

	.syss_offs	= 0x4,

	.sysc_flags	= (SYSC_HAS_SIDLEMODE | SYSC_HAS_MIDLEMODE |

			   SYSS_HAS_RESET_STATUS),

	.idlemodes	= (SIDLE_FORCE | SIDLE_NO | MSTANDBY_FORCE |

			   MSTANDBY_NO),

	.sysc_fields	= &omap_hwmod_sysc_type3,

};



static struct omap_hwmod_class dra7xx_gmac_hwmod_class = {

	.name		= "gmac",

	.sysc		= &dra7xx_gmac_sysc,

};



static struct omap_hwmod dra7xx_gmac_hwmod = {

	.name		= "gmac",

	.class		= &dra7xx_gmac_hwmod_class,

	.clkdm_name	= "gmac_clkdm",

	.flags		= (HWMOD_SWSUP_SIDLE | HWMOD_SWSUP_MSTANDBY),

	.main_clk	= "dpll_gmac_ck",

	.mpu_rt_idx	= 1,

	.prcm		= {

		.omap4	= {

			.clkctrl_offs	= DRA7XX_CM_GMAC_GMAC_CLKCTRL_OFFSET,

			.context_offs	= DRA7XX_RM_GMAC_GMAC_CONTEXT_OFFSET,

			.modulemode	= MODULEMODE_SWCTRL,

		},

	},

};



/*

 * 'mdio' class

 */

static struct omap_hwmod_class dra7xx_mdio_hwmod_class = {

	.name		= "davinci_mdio",

};



static struct omap_hwmod dra7xx_mdio_hwmod = {

	.name		= "davinci_mdio",

	.class		= &dra7xx_mdio_hwmod_class,

	.clkdm_name	= "gmac_clkdm",

	.main_clk	= "dpll_gmac_ck",

};



/*

 * 'dcan' class

 *
@@ -2090,6 +2140,19 @@ static struct omap_hwmod_ocp_if dra7xx_l4_wkup__ctrl_module_wkup = { 
	.user		= OCP_USER_MPU | OCP_USER_SDMA,

};



static struct omap_hwmod_ocp_if dra7xx_l4_per2__cpgmac0 = {

	.master		= &dra7xx_l4_per2_hwmod,

	.slave		= &dra7xx_gmac_hwmod,

	.clk		= "dpll_gmac_ck",

	.user		= OCP_USER_MPU,

};



static struct omap_hwmod_ocp_if dra7xx_gmac__mdio = {

	.master		= &dra7xx_gmac_hwmod,

	.slave		= &dra7xx_mdio_hwmod,

	.user		= OCP_USER_MPU,

};



/* l4_wkup -> dcan1 */

static struct omap_hwmod_ocp_if dra7xx_l4_wkup__dcan1 = {

	.master		= &dra7xx_l4_wkup_hwmod,
@@ -2789,6 +2852,8 @@ static struct omap_hwmod_ocp_if *dra7xx_hwmod_ocp_ifs[] __initdata = { 
	&dra7xx_l4_wkup__ctrl_module_wkup,

	&dra7xx_l4_wkup__dcan1,

	&dra7xx_l4_per2__dcan2,

	&dra7xx_l4_per2__cpgmac0,

	&dra7xx_gmac__mdio,

	&dra7xx_l4_cfg__dma_system,

	&dra7xx_l3_main_1__dss,

	&dra7xx_l3_main_1__dispc,