Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 05f2d2f8 authored by Chintan Pandya's avatar Chintan Pandya Committed by Will Deacon
Browse files

arm64: tlbflush: Introduce __flush_tlb_kernel_pgtable



Add an interface to invalidate intermediate page tables
from TLB for kernel.

Acked-by: default avatarWill Deacon <will.deacon@arm.com>
Signed-off-by: default avatarChintan Pandya <cpandya@codeaurora.org>
Signed-off-by: default avatarWill Deacon <will.deacon@arm.com>
parent f3551520
Loading
Loading
Loading
Loading
+7 −0
Original line number Diff line number Diff line
@@ -218,6 +218,13 @@ static inline void __flush_tlb_pgtable(struct mm_struct *mm,
	dsb(ish);
}

static inline void __flush_tlb_kernel_pgtable(unsigned long kaddr)
{
	unsigned long addr = __TLBI_VADDR(kaddr, 0);

	__tlbi(vaae1is, addr);
	dsb(ish);
}
#endif

#endif