Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 0301ccba authored by abdoulaye berthe's avatar abdoulaye berthe Committed by Alex Deucher
Browse files

drm/amd/display: DP Compliance 400.1.1 failure 



[Why]
400.1.1 is failing because we are not performing link training when
we get an HPD pulse for the same display. This is breaking DP
compliance

[How]
Always perform link training after HPD pulse if the detection
reason is not  DETECT_REASON_HPDRX.

Signed-off-by: default avatarabdoulaye berthe <abdoulaye.berthe@amd.com>
Reviewed-by: default avatarWenjing Liu <Wenjing.Liu@amd.com>
Acked-by: default avatarBhawanpreet Lakha <Bhawanpreet.Lakha@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent e11d4147

drivers/gpu/drm/amd/display/dc/core/dc_link.c

+28 −26
Original line number Diff line number Diff line
@@ -764,15 +764,9 @@ bool dc_link_detect(struct dc_link *link, enum dc_detect_reason reason) 
		if ((prev_sink != NULL) && ((edid_status == EDID_THE_SAME) || (edid_status == EDID_OK)))

			same_edid = is_same_edid(&prev_sink->dc_edid, &sink->dc_edid);



		// If both edid and dpcd are the same, then discard new sink and revert back to original sink

		if ((same_edid) && (same_dpcd)) {

			link_disconnect_remap(prev_sink, link);

			sink = prev_sink;

			prev_sink = NULL;

		} else {

		if (link->connector_signal == SIGNAL_TYPE_DISPLAY_PORT &&

					sink_caps.transaction_type ==

						DDC_TRANSACTION_TYPE_I2C_OVER_AUX) {

			sink_caps.transaction_type == DDC_TRANSACTION_TYPE_I2C_OVER_AUX &&

			reason != DETECT_REASON_HPDRX) {

			/*

			 * TODO debug why Dell 2413 doesn't like

			 *  two link trainings
@@ -789,13 +783,21 @@ bool dc_link_detect(struct dc_link *link, enum dc_detect_reason reason) 
				if (fail_count == 0)

					break;

			}



		} else {

			// If edid is the same, then discard new sink and revert back to original sink

			if (same_edid) {

				link_disconnect_remap(prev_sink, link);

				sink = prev_sink;

				prev_sink = NULL;



			}

		}



		/* HDMI-DVI Dongle */

		if (sink->sink_signal == SIGNAL_TYPE_HDMI_TYPE_A &&

				!sink->edid_caps.edid_hdmi)

			sink->sink_signal = SIGNAL_TYPE_DVI_SINGLE_LINK;

		}



		/* Connectivity log: detection */

		for (i = 0; i < sink->dc_edid.length / EDID_BLOCK_SIZE; i++) {