Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 00c4855e authored by Rex Zhu's avatar Rex Zhu Committed by Alex Deucher
Browse files

drm/amd/powerplay: refine set pcie dpm default table on vega10. 



Signed-off-by: default avatarRex Zhu <Rex.Zhu@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 97782cc9

drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.c

+1 −21
Original line number Diff line number Diff line
@@ -1182,29 +1182,9 @@ static int vega10_setup_default_pcie_table(struct pp_hwmgr *hwmgr) 
		else

			pcie_table->lclk[i] =

					bios_pcie_table->entries[i].pcie_sclk;



		pcie_table->count++;

	}



	if (data->registry_data.pcieSpeedOverride)

		pcie_table->pcie_gen[i] = data->registry_data.pcieSpeedOverride;

	else

		pcie_table->pcie_gen[i] =

			bios_pcie_table->entries[bios_pcie_table->count - 1].gen_speed;



	if (data->registry_data.pcieLaneOverride)

		pcie_table->pcie_lane[i] = data->registry_data.pcieLaneOverride;

	else

		pcie_table->pcie_lane[i] =

			bios_pcie_table->entries[bios_pcie_table->count - 1].lane_width;



	if (data->registry_data.pcieClockOverride)

		pcie_table->lclk[i] = data->registry_data.pcieClockOverride;

	else

		pcie_table->lclk[i] =

			bios_pcie_table->entries[bios_pcie_table->count - 1].pcie_sclk;



	pcie_table->count++;

	pcie_table->count = NUM_LINK_LEVELS;



	return 0;

}