Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ff1a15d9 authored by Victoria Milhoan's avatar Victoria Milhoan Committed by Herbert Xu
Browse files

crypto: caam - Added clocks and clock-names properties to SEC4.0 device tree binding 



The clocks and clock-names properties describe input clocks that may be
required for enablement of CAAM.

Signed-off-by: default avatarVictoria Milhoan <vicki.milhoan@freescale.com>
Tested-by: default avatarHoria Geantă <horia.geanta@freescale.com>
Signed-off-by: default avatarHerbert Xu <herbert@gondor.apana.org.au>
parent ec027303

Documentation/devicetree/bindings/crypto/fsl-sec4.txt

+17 −0
Original line number Original line Diff line number Diff line
@@ -106,6 +106,18 @@ PROPERTIES 
          to the interrupt parent to which the child domain

          to the interrupt parent to which the child domain

          is being mapped.

          is being mapped.





   - clocks

      Usage: required if SEC 4.0 requires explicit enablement of clocks

      Value type: <prop_encoded-array>

      Definition:  A list of phandle and clock specifier pairs describing

          the clocks required for enabling and disabling SEC 4.0.



   - clock-names

      Usage: required if SEC 4.0 requires explicit enablement of clocks

      Value type: <string>

      Definition: A list of clock name strings in the same order as the

          clocks property.



   Note: All other standard properties (see the ePAPR) are allowed

   Note: All other standard properties (see the ePAPR) are allowed

   but are optional.

   but are optional.
@@ -120,6 +132,11 @@ EXAMPLE 
		ranges = <0 0x300000 0x10000>;

		ranges = <0 0x300000 0x10000>;

		interrupt-parent = <&mpic>;

		interrupt-parent = <&mpic>;

		interrupts = <92 2>;

		interrupts = <92 2>;

		clocks = <&clks IMX6QDL_CLK_CAAM_MEM>,

			 <&clks IMX6QDL_CLK_CAAM_ACLK>,

			 <&clks IMX6QDL_CLK_CAAM_IPG>,

			 <&clks IMX6QDL_CLK_EIM_SLOW>;

		clock-names = "mem", "aclk", "ipg", "emi_slow";

	};

	};





=====================================================================

=====================================================================