Loading Documentation/devicetree/bindings/clock/qcom,camcc.txt +1 −1 Original line number Diff line number Diff line Loading @@ -2,7 +2,7 @@ Qualcomm Technologies Camera Clock & Reset Controller Binding ---------------------------------------------------- Required properties : - compatible : shall contain "qcom,cam_cc-sdm845" - compatible : shall contain "qcom,cam_cc-sdm845" or "qcom,cam_cc-sdm845-v2" - reg : shall contain base register location and length - reg-names: names of registers listed in the same order as in the reg property. Loading Documentation/devicetree/bindings/clock/qcom,dispcc.txt +1 −1 Original line number Diff line number Diff line Loading @@ -2,7 +2,7 @@ Qualcomm Technologies, Inc. Display Clock & Reset Controller Binding ---------------------------------------------------- Required properties : - compatible : shall contain "qcom,dispcc-sdm845". - compatible : shall contain "qcom,dispcc-sdm845" or "qcom,dispcc-sdm845-v2". - reg : shall contain base register location and length. - reg-names: names of registers listed in the same order as in the reg property. Loading Documentation/devicetree/bindings/clock/qcom,gcc.txt +1 −0 Original line number Diff line number Diff line Loading @@ -17,6 +17,7 @@ Required properties : "qcom,gcc-msm8996" "qcom,gcc-mdm9615" "qcom,gcc-sdm845" "qcom,gcc-sdm845-v2" "qcom,debugcc-sdm845" - reg : shall contain base register location and length Loading Documentation/devicetree/bindings/clock/qcom,videocc.txt +5 −4 Original line number Diff line number Diff line Loading @@ -2,12 +2,13 @@ Qualcomm Technologies Video Clock & Reset Controller Binding ---------------------------------------------------- Required properties : - compatible : shall contain "qcom,video_cc-sdm845" - reg : shall contain base register location and length - compatible : shall contain "qcom,video_cc-sdm845" or "qcom,video_cc-sdm845-v2". - reg : shall contain base register location and length. - reg-names: names of registers listed in the same order as in the reg property. - #clock-cells : shall contain 1 - #reset-cells : shall contain 1 - #clock-cells : shall contain 1. - #reset-cells : shall contain 1. Optional properties : - vdd_<rail>-supply: The logic rail supply. Loading arch/arm64/boot/dts/qcom/sdm845-v2.dtsi +16 −0 Original line number Diff line number Diff line Loading @@ -20,3 +20,19 @@ &spmi_debug_bus { status = "ok"; }; &clock_gcc { compatible = "qcom,gcc-sdm845-v2"; }; &clock_camcc { compatible = "qcom,cam_cc-sdm845-v2"; }; &clock_dispcc { compatible = "qcom,dispcc-sdm845-v2"; }; &clock_videocc { compatible = "qcom,video_cc-sdm845-v2"; }; Loading
Documentation/devicetree/bindings/clock/qcom,camcc.txt +1 −1 Original line number Diff line number Diff line Loading @@ -2,7 +2,7 @@ Qualcomm Technologies Camera Clock & Reset Controller Binding ---------------------------------------------------- Required properties : - compatible : shall contain "qcom,cam_cc-sdm845" - compatible : shall contain "qcom,cam_cc-sdm845" or "qcom,cam_cc-sdm845-v2" - reg : shall contain base register location and length - reg-names: names of registers listed in the same order as in the reg property. Loading
Documentation/devicetree/bindings/clock/qcom,dispcc.txt +1 −1 Original line number Diff line number Diff line Loading @@ -2,7 +2,7 @@ Qualcomm Technologies, Inc. Display Clock & Reset Controller Binding ---------------------------------------------------- Required properties : - compatible : shall contain "qcom,dispcc-sdm845". - compatible : shall contain "qcom,dispcc-sdm845" or "qcom,dispcc-sdm845-v2". - reg : shall contain base register location and length. - reg-names: names of registers listed in the same order as in the reg property. Loading
Documentation/devicetree/bindings/clock/qcom,gcc.txt +1 −0 Original line number Diff line number Diff line Loading @@ -17,6 +17,7 @@ Required properties : "qcom,gcc-msm8996" "qcom,gcc-mdm9615" "qcom,gcc-sdm845" "qcom,gcc-sdm845-v2" "qcom,debugcc-sdm845" - reg : shall contain base register location and length Loading
Documentation/devicetree/bindings/clock/qcom,videocc.txt +5 −4 Original line number Diff line number Diff line Loading @@ -2,12 +2,13 @@ Qualcomm Technologies Video Clock & Reset Controller Binding ---------------------------------------------------- Required properties : - compatible : shall contain "qcom,video_cc-sdm845" - reg : shall contain base register location and length - compatible : shall contain "qcom,video_cc-sdm845" or "qcom,video_cc-sdm845-v2". - reg : shall contain base register location and length. - reg-names: names of registers listed in the same order as in the reg property. - #clock-cells : shall contain 1 - #reset-cells : shall contain 1 - #clock-cells : shall contain 1. - #reset-cells : shall contain 1. Optional properties : - vdd_<rail>-supply: The logic rail supply. Loading
arch/arm64/boot/dts/qcom/sdm845-v2.dtsi +16 −0 Original line number Diff line number Diff line Loading @@ -20,3 +20,19 @@ &spmi_debug_bus { status = "ok"; }; &clock_gcc { compatible = "qcom,gcc-sdm845-v2"; }; &clock_camcc { compatible = "qcom,cam_cc-sdm845-v2"; }; &clock_dispcc { compatible = "qcom,dispcc-sdm845-v2"; }; &clock_videocc { compatible = "qcom,video_cc-sdm845-v2"; };