Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fdb44d49 authored by blong's avatar blong
Browse files

ARM: dts: Add EAS data for msm8917 



Add EAS energy data for msm8917.

Change-Id: I88d6c1ba3e163f546709876185b20c402bcf3ef0
Signed-off-by: default avatarBiao long <blong@codeaurora.org>
parent 9fc9808a

arch/arm64/boot/dts/qcom/msm8917-cpu.dtsi

+37 −0
Original line number Diff line number Diff line
@@ -47,6 +47,8 @@ 
			reg = <0x100>;

			enable-method = "psci";

			cpu-release-addr = <0x0 0x90000000>;

			efficiency = <1024>;

			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;

			next-level-cache = <&L2_1>;

			L2_1: l2-cache {

			      compatible = "arm,arch-cache";
@@ -70,6 +72,8 @@ 
			reg = <0x101>;

			enable-method = "psci";

			cpu-release-addr = <0x0 0x90000000>;

			efficiency = <1024>;

			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;

			next-level-cache = <&L2_1>;

			L1_I_101: l1-icache {

				compatible = "arm,arch-cache";
@@ -87,6 +91,8 @@ 
			reg = <0x102>;

			enable-method = "psci";

			cpu-release-addr = <0x0 0x90000000>;

			efficiency = <1024>;

			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;

			next-level-cache = <&L2_1>;

			L1_I_102: l1-icache {

				compatible = "arm,arch-cache";
@@ -104,6 +110,8 @@ 
			reg = <0x103>;

			enable-method = "psci";

			cpu-release-addr = <0x0 0x90000000>;

			efficiency = <1024>;

			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;

			next-level-cache = <&L2_1>;

			L1_I_103: l1-icache {

				compatible = "arm,arch-cache";
@@ -116,6 +124,35 @@ 
		};



	};



	energy_costs: energy-costs {

		compatible = "sched-energy";



		CPU_COST_0: core-cost0 {

			busy-cost-data = <

				 960000 159

				1094000 207

				1248000 256

				1401000 327

				1497600 343

			>;

			idle-cost-data = <

				100 80 60 40

			>;

		};

		CLUSTER_COST_0: cluster-cost0 {

			busy-cost-data = <

				 960000 53

				1094000 61

				1248000 71

				1401000 85

				1497600 88

			>;

			idle-cost-data = <

				4 3 2 1

			>;

		};

	};

};



&soc {