Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f7592973 authored by Aravind Venkateswaran's avatar Aravind Venkateswaran Committed by Narendra Muppalla
Browse files

clk: qcom: mdss: remove DSI1 PLL configuration from DSI0 PLL 



In the current implementation, DSI0 PLL driver explicitly disables DSI1
PLL at numerous instances to work around a hardware issue that requires
explicitly powering down any unused PLLs whenever MDSS GDSC is toggled.
However, this is not needed anymore since each PLL can independently
power itself down as part of the GDSC notifier worker thread.

Change-Id: Ic56f0ce350dd9ad648f3b96baa753345a74897b0
Signed-off-by: default avatarAravind Venkateswaran <aravindh@codeaurora.org>
parent 71732577

drivers/clk/qcom/mdss/mdss-pll.c

+0 −2
Original line number Diff line number Diff line
@@ -310,8 +310,6 @@ static int mdss_pll_probe(struct platform_device *pdev) 
	if (pll_res->phy_base)

		iounmap(pll_res->phy_base);

phy_io_error:

	if (pll_res->pll_1_base)

		iounmap(pll_res->pll_1_base);

	mdss_pll_resource_release(pdev, pll_res);

res_parse_error:

	iounmap(pll_res->pll_base);

drivers/clk/qcom/mdss/mdss-pll.h

+0 −1
Original line number Diff line number Diff line
@@ -48,7 +48,6 @@ struct mdss_pll_resources { 
	 * register mapping

	 */

	void __iomem	*pll_base;

	void __iomem	*pll_1_base;

	void __iomem	*phy_base;

	void __iomem	*gdsc_base;

	void __iomem	*dyn_pll_base;