Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit ecb988a3 authored by Steve Shih's avatar Steve Shih Committed by Greg Kroah-Hartman
Browse files

tty: serial: 8250: 8250_core: NXP SC16C2552 workaround



NXP SC16C2552 requires that we always write a reset to the RX FIFO and
TX FIFO whenever we enable the FIFOs

Cc: xe-kernel@external.cisco.com
Signed-off-by: default avatarSteve Shih <sshih@cisco.com>
Signed-off-by: default avatarDavid Singleton <davsingl@cisco.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 32b2921e
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment