Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e83ccef0 authored by Padmanabhan Komanduru's avatar Padmanabhan Komanduru
Browse files

drm/msm/dp: align the DP link CTS parameters to DRM upstream 



Align the DP link CTS parameters for PHY/video/audio test pattern
and link training tests to DRM DP upstream driver.

Change-Id: Ie70a4eec9fffb0d7dbd4d03ae996d1d4bea4bdad
Signed-off-by: default avatarPadmanabhan Komanduru <pkomandu@codeaurora.org>
parent 10db84de

drivers/gpu/drm/msm/dp/dp_ctrl.c

+2 −2
Original line number Diff line number Diff line
@@ -149,8 +149,8 @@ static void dp_ctrl_config_ctrl(struct dp_ctrl_private *ctrl) 
	tbd = ctrl->link->get_test_bits_depth(ctrl->link,

			ctrl->panel->pinfo.bpp);



	if (tbd == DP_TBD_UNKNOWN)

		tbd = DP_TBD_8;

	if (tbd == DP_TEST_BIT_DEPTH_UNKNOWN)

		tbd = DP_TEST_BIT_DEPTH_8;



	config |= tbd << 8;

drivers/gpu/drm/msm/dp/dp_link.c

+151 −176

File changed.

Preview size limit exceeded, changes collapsed.

drivers/gpu/drm/msm/dp/dp_link.h

+2 −21
Original line number Diff line number Diff line
@@ -31,27 +31,8 @@ enum dp_link_preemaphasis_level { 
	DP_LINK_PRE_EMPHASIS_MAX	= DP_LINK_PRE_EMPHASIS_LEVEL_2,

};



enum test_type {

	UNKNOWN_TEST		  = 0,

	TEST_LINK_TRAINING	  = 0x01,

	TEST_VIDEO_PATTERN	  = 0x02,

	PHY_TEST_PATTERN	  = 0x08,

	TEST_EDID_READ		  = 0x04,

	TEST_AUDIO_PATTERN	  = 0x20,

	TEST_AUDIO_DISABLED_VIDEO = 0x40,

};



enum status_update {

	LINK_STATUS_UPDATED    = 0x100,

	DS_PORT_STATUS_CHANGED = 0x200,

};



enum test_bit_depth {

	DP_TBD_6 = 0x00,

	DP_TBD_8 = 0x01,

	DP_TBD_10 = 0x02,

	DP_TBD_UNKNOWN = 0xFFFFFFFF,

};

#define DS_PORT_STATUS_CHANGED 0x200

#define DP_TEST_BIT_DEPTH_UNKNOWN 0xFFFFFFFF



struct dp_link {

	u32 test_requested;