Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e6f2feb2 authored by Stephen Boyd's avatar Stephen Boyd Committed by Gerrit - the friendly Code Review server
Browse files

drivers: soc: qcom: Add snapshot of idle-v7.S 



This is a snapshot of the idle-v7.S file as of msm-3.10
commit acdce027751d5a ("Merge defconfig: arm64:Enable
ONESHOT_SYNC for msm8994")

Change-Id: I6719969e41bbe30a5833f7e355e4dca6becc6a9c
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
[abhimany: resolved trivial merge conflict in Makefile]
Signed-off-by: default avatarAbhimanyu Kapur <abhimany@codeaurora.org>
Signed-off-by: default avatarChinkit Kumar,Kirti Kumar Parmar <parma@codeaurora.org>
parent addea89d

drivers/soc/qcom/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -2,6 +2,7 @@ KASAN_SANITIZE_scm.o := n 
KCOV_INSTRUMENT_scm.o := n



obj-$(CONFIG_QCOM_CPUSS_DUMP) += cpuss_dump.o

obj-$(CONFIG_CPU_V7) += idle-v7.o

obj-$(CONFIG_QCOM_GSBI)	+=	qcom_gsbi.o

obj-$(CONFIG_QCOM_LLCC) += llcc-core.o llcc-slice.o

obj-$(CONFIG_QCOM_SDM845_LLCC) += llcc-sdm845.o

drivers/soc/qcom/idle-v7.S

0 → 100644
+69 −0
Original line number Diff line number Diff line 
/*

 * Idle processing for ARMv7-based Qualcomm SoCs.

 *

 * Copyright (C) 2007 Google, Inc.

 * Copyright (c) 2007-2009, 2011-2014, 2018, The Linux Foundation.

 * All rights reserved.

 *

 * This software is licensed under the terms of the GNU General Public

 * License version 2, as published by the Free Software Foundation, and

 * may be copied, distributed, and modified under those terms.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 *

 */



#include <linux/linkage.h>

#include <linux/threads.h>

#include <asm/assembler.h>



	.arm

ENTRY(msm_pm_boot_entry)

THUMB(	adr	r9, BSYM(2f)	)	/* Kernel is always entered in ARM. */

THUMB(	bx	r9		)	/* If this is a Thumb-2 kernel, */

THUMB(	.thumb			)	/* switch to Thumb now.		*/

THUMB(2:			)

	mrc     p15, 0, r0, c0, c0, 5    /* MPIDR                          */

	bic     r0, #0xff000000         /* what CPU am I */

	bic     r0, #0x00ff0000         /* clear bits 31-16 */



	adr	r3, 3f

	ldr	r1, [r3]

	sub	r3, r1, r3		/* r3 holds the virt to phy offset */

	ldr	r1, =msm_pc_debug_counters_phys /* phys addr for IMEM reg */

	sub	r1, r1, r3			/* translate virt to phys */

	ldr	r1,[r1]

	cmp	r1, #0

	beq	skip_pc_debug3

	mov     r2, r0, lsr #8		/* get cluster num */

	add 	r1, r1, r2, lsl #6	/* get offset of cluster */

	and	r2, r0, #0xff

	add	r1, r1, r2, lsl #4	/* get offset for the cpu */

	add	r1, #4			/* warmboot entry counter */

	ldr	r2, [r1]

	add	r2, #1

	str	r2, [r1]

skip_pc_debug3:

	ldr     r1, =msm_pm_boot_vector

	sub	r1, r1, r3		/* translate virt to phys */

	mov     r2, r0, lsr #8		/* get cluster num */

	add	r1, r1, r2, lsl #4	/* Get offset for the cluster */

	and	r0, r0, #0xff		/* cpu id */

	add	r1, r1, r0, lsl #2	/* Get offset for the cpu */

	ldr     pc, [r1]                 /* jump                    */

ENDPROC(msm_pm_boot_entry)



3:	.long	.



	.data



	.globl msm_pm_boot_vector

msm_pm_boot_vector:

	.space  4 * 4 * 4



	.globl msm_pc_debug_counters_phys

msm_pc_debug_counters_phys:

	.long 0x0