Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e58d3bcc authored by Sean Wang's avatar Sean Wang Committed by Greg Kroah-Hartman
Browse files

dt-bindings: clock: mediatek: add binding for fixed-factor clock axisel_d4



commit 55a5fcafe3a94e8a0777bb993d09107d362258d2 upstream.

Just add binding for a fixed-factor clock axisel_d4, which would be
referenced by PWM devices on MT7623 or MT2701 SoC.

Cc: stable@vger.kernel.org
Fixes: 1de9b216 ("clk: mediatek: Add dt-bindings for MT2701 clocks")
Signed-off-by: default avatarSean Wang <sean.wang@mediatek.com>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: devicetree@vger.kernel.org
Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent a84a584c
Loading
Loading
Loading
Loading
+2 −1
Original line number Diff line number Diff line
@@ -176,7 +176,8 @@
#define CLK_TOP_AUD_EXT1			156
#define CLK_TOP_AUD_EXT2			157
#define CLK_TOP_NFI1X_PAD			158
#define CLK_TOP_NR				159
#define CLK_TOP_AXISEL_D4			159
#define CLK_TOP_NR				160

/* APMIXEDSYS */