Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e4e292f3 authored by Sujith Manoharan's avatar Sujith Manoharan Committed by Kalle Valo
Browse files

ath9k: Set correct peak detect threshold



The value is different for PCOEM cards and AR955x/AR953x.

Signed-off-by: default avatarSujith Manoharan <c_manoha@qca.qualcomm.com>
Signed-off-by: default avatarKalle Valo <kvalo@codeaurora.org>
parent 7a722ebc
Loading
Loading
Loading
Loading
+11 −4
Original line number Diff line number Diff line
@@ -1203,7 +1203,12 @@ static void ar9003_hw_tx_iq_cal_reload(struct ath_hw *ah)
static void ar9003_hw_manual_peak_cal(struct ath_hw *ah, u8 chain, bool is_2g)
{
	int offset[8] = {0}, total = 0, test;
	int agc_out, i;
	int agc_out, i, peak_detect_threshold;

	if (AR_SREV_9550(ah) || AR_SREV_9531(ah))
		peak_detect_threshold = 8;
	else
		peak_detect_threshold = 0;

	/*
	 * Turn off LNA/SW.
@@ -1244,13 +1249,15 @@ static void ar9003_hw_manual_peak_cal(struct ath_hw *ah, u8 chain, bool is_2g)
		REG_RMW_FIELD(ah, AR_PHY_65NM_RXRF_AGC(chain),
			      AR_PHY_65NM_RXRF_AGC_AGC2G_CALDAC_OVR, 0x0);

	if (AR_SREV_9003_PCOEM(ah)) {
	if (AR_SREV_9003_PCOEM(ah) || AR_SREV_9550(ah) || AR_SREV_9531(ah)) {
		if (is_2g)
			REG_RMW_FIELD(ah, AR_PHY_65NM_RXRF_AGC(chain),
				      AR_PHY_65NM_RXRF_AGC_AGC2G_DBDAC_OVR, 0x0);
				      AR_PHY_65NM_RXRF_AGC_AGC2G_DBDAC_OVR,
				      peak_detect_threshold);
		else
			REG_RMW_FIELD(ah, AR_PHY_65NM_RXRF_AGC(chain),
				      AR_PHY_65NM_RXRF_AGC_AGC5G_DBDAC_OVR, 0x0);
				      AR_PHY_65NM_RXRF_AGC_AGC5G_DBDAC_OVR,
				      peak_detect_threshold);
	}

	for (i = 6; i > 0; i--) {