Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit df8b5bed authored by Thomas Langer's avatar Thomas Langer Committed by Ralf Baechle
Browse files

MIPS: Lantiq: Falcon: fix asc clock definition 



The clocks of the serial ports were not setup properly.

Signed-off-by: default avatarThomas Langer <thomas.langer@lantiq.com>
Acked-by: default avatarJohn Crispin <blogic@openwrt.org>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/5659/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 362b34fa

arch/mips/lantiq/falcon/sysctrl.c

+4 −1
Original line number Diff line number Diff line
@@ -48,6 +48,7 @@ 
#define CPU0CC_CPUDIV		0x0001



/* Activation Status Register */

#define ACTS_ASC0_ACT	0x00001000

#define ACTS_ASC1_ACT	0x00000800

#define ACTS_I2C_ACT	0x00004000

#define ACTS_P0		0x00010000
@@ -108,6 +109,7 @@ static void sysctl_deactivate(struct clk *clk) 
static int sysctl_clken(struct clk *clk)

{

	sysctl_w32(clk->module, clk->bits, SYSCTL_CLKEN);

	sysctl_w32(clk->module, clk->bits, SYSCTL_ACT);

	sysctl_wait(clk, clk->bits, SYSCTL_CLKS);

	return 0;

}
@@ -256,6 +258,7 @@ void __init ltq_soc_init(void) 
	clkdev_add_sys("1e800400.pad", SYSCTL_SYS1, ACTS_PADCTRL1);

	clkdev_add_sys("1e800500.pad", SYSCTL_SYS1, ACTS_PADCTRL3);

	clkdev_add_sys("1e800600.pad", SYSCTL_SYS1, ACTS_PADCTRL4);

	clkdev_add_sys("1e100C00.serial", SYSCTL_SYS1, ACTS_ASC1_ACT);

	clkdev_add_sys("1e100b00.serial", SYSCTL_SYS1, ACTS_ASC1_ACT);

	clkdev_add_sys("1e100c00.serial", SYSCTL_SYS1, ACTS_ASC0_ACT);

	clkdev_add_sys("1e200000.i2c", SYSCTL_SYS1, ACTS_I2C_ACT);

}