Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit de18e014 authored by Heiko Stuebner's avatar Heiko Stuebner
Browse files

ARM: rockchip: add sram dt nodes and documentation



Add dt-nodes for the sram on rk3066 and rk3188 including the reserved section
needed for smp bringup.

Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
Tested-by: default avatarUlrich Prinz <ulrich.prinz@googlemail.com>
parent f6f70cf7
Loading
Loading
Loading
Loading
+30 −0
Original line number Original line Diff line number Diff line
Rockchip SRAM for smp bringup:
------------------------------

Rockchip's smp-capable SoCs use the first part of the sram for the bringup
of the cores. Once the core gets powered up it executes the code that is
residing at the very beginning of the sram.

Therefore a reserved section sub-node has to be added to the mmio-sram
declaration.

Required sub-node properties:
- compatible : should be "rockchip,rk3066-smp-sram"

The rest of the properties should follow the generic mmio-sram discription
found in ../../misc/sram.txt

Example:

	sram: sram@10080000 {
		compatible = "mmio-sram";
		reg = <0x10080000 0x10000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		smp-sram@10080000 {
			compatible = "rockchip,rk3066-smp-sram";
			reg = <0x10080000 0x50>;
		};
	};
+13 −0
Original line number Original line Diff line number Diff line
@@ -64,6 +64,19 @@
			clock-names = "timer", "pclk";
			clock-names = "timer", "pclk";
		};
		};


		sram: sram@10080000 {
			compatible = "mmio-sram";
			reg = <0x10080000 0x10000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x10080000 0x10000>;

			smp-sram@0 {
				compatible = "rockchip,rk3066-smp-sram";
				reg = <0x0 0x50>;
			};
		};

		pinctrl@20008000 {
		pinctrl@20008000 {
			compatible = "rockchip,rk3066a-pinctrl";
			compatible = "rockchip,rk3066a-pinctrl";
			reg = <0x20008000 0x150>;
			reg = <0x20008000 0x150>;
+13 −0
Original line number Original line Diff line number Diff line
@@ -60,6 +60,19 @@
			interrupts = <GIC_PPI 13 0xf04>;
			interrupts = <GIC_PPI 13 0xf04>;
		};
		};


		sram: sram@10080000 {
			compatible = "mmio-sram";
			reg = <0x10080000 0x8000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x10080000 0x8000>;

			smp-sram@0 {
				compatible = "rockchip,rk3066-smp-sram";
				reg = <0x0 0x50>;
			};
		};

		pinctrl@20008000 {
		pinctrl@20008000 {
			compatible = "rockchip,rk3188-pinctrl";
			compatible = "rockchip,rk3188-pinctrl";
			reg = <0x20008000 0xa0>,
			reg = <0x20008000 0xa0>,