Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit da00876f authored by Girish Mahadevan's avatar Girish Mahadevan Committed by Gerrit - the friendly Code Review server
Browse files

spi: spi-geni-qcom: Initialize clk params to zero in FIFO mode 



Keep the clock params zero initialized during every transfer mode setup
to prevent using the previous transactions clock configurations.

Change-Id: Ibe5c21516872696499af73931c83397c2745de0f
Signed-off-by: default avatarGirish Mahadevan <girishm@codeaurora.org>
parent 1f7554fb

drivers/spi/spi-geni-qcom.c

+4 −4
Original line number Diff line number Diff line
@@ -230,8 +230,8 @@ static int setup_fifo_params(struct spi_device *spi_slv, 
	u32 cpha = geni_read_reg(mas->base, SE_SPI_CPHA);

	u32 demux_sel = 0;

	u32 demux_output_inv = 0;

	u32 clk_sel = geni_read_reg(mas->base, SE_GENI_CLK_SEL);

	u32 m_clk_cfg = geni_read_reg(mas->base, GENI_SER_M_CLK_CFG);

	u32 clk_sel = 0;

	u32 m_clk_cfg = 0;

	int ret = 0;

	int idx;

	int div;
@@ -884,8 +884,8 @@ static void setup_fifo_xfer(struct spi_transfer *xfer, 
	/* Speed and bits per word can be overridden per transfer */

	if (xfer->speed_hz != mas->cur_speed_hz) {

		int ret = 0;

		u32 clk_sel = geni_read_reg(mas->base, SE_GENI_CLK_SEL);

		u32 m_clk_cfg = geni_read_reg(mas->base, GENI_SER_M_CLK_CFG);

		u32 clk_sel = 0;

		u32 m_clk_cfg = 0;

		int idx = 0;

		int div = 0;