Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d40db0c4 authored by Magnus Damm's avatar Magnus Damm Committed by Paul Mundt
Browse files

sh: div4 reparent workaround 



Update the div4 set_parent() callback to use the
flags instead of name to determine parent index.

Signed-off-by: default avatarMagnus Damm <damm@opensource.se>
Signed-off-by: default avatarPaul Mundt <lethal@linux-sh.org>
parent c77a9c3e

arch/sh/kernel/cpu/clock-cpg.c

+6 −1
Original line number Diff line number Diff line
@@ -168,7 +168,12 @@ static int sh_clk_div4_set_parent(struct clk *clk, struct clk *parent) 
	u32 value;

	int ret;



	if (!strcmp("pll_clk", parent->name))

	/* we really need a better way to determine parent index, but for

	 * now assume internal parent comes with CLK_ENABLE_ON_INIT set,

	 * no CLK_ENABLE_ON_INIT means external clock...

	 */



	if (parent->flags & CLK_ENABLE_ON_INIT)

		value = __raw_readl(clk->enable_reg) & ~(1 << 7);

	else

		value = __raw_readl(clk->enable_reg) | (1 << 7);