Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d2c834ab authored by Tuomas Tynkkynen's avatar Tuomas Tynkkynen Committed by Mike Turquette
Browse files

clk: tegra: Fix wrong value written to PLLE_AUX



The value written to PLLE_AUX was incorrect due to a wrong variable
being used. Without this fix SATA does not work.

Cc: stable@vger.kernel.org
Signed-off-by: default avatarTuomas Tynkkynen <ttynkkynen@nvidia.com>
Tested-by: default avatarMikko Perttunen <mperttunen@nvidia.com>
Reviewed-by: default avatarThierry Reding <treding@nvidia.com>
Tested-by: default avatarThierry Reding <treding@nvidia.com>
Acked-by: default avatarThierry Reding <treding@nvidia.com>
Signed-off-by: default avatarMike Turquette <mturquette@linaro.org>
[mturquette@linaro.org: improved changelog]
parent 8e33f91a
Loading
Loading
Loading
Loading
+1 −1
Original line number Original line Diff line number Diff line
@@ -1718,7 +1718,7 @@ struct clk *tegra_clk_register_plle_tegra114(const char *name,
					"pll_re_vco");
					"pll_re_vco");
	} else {
	} else {
		val_aux &= ~(PLLE_AUX_PLLRE_SEL | PLLE_AUX_PLLP_SEL);
		val_aux &= ~(PLLE_AUX_PLLRE_SEL | PLLE_AUX_PLLP_SEL);
		pll_writel(val, pll_params->aux_reg, pll);
		pll_writel(val_aux, pll_params->aux_reg, pll);
	}
	}


	clk = _tegra_clk_register_pll(pll, name, parent_name, flags,
	clk = _tegra_clk_register_pll(pll, name, parent_name, flags,