Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d0b5860c authored by H Hartley Sweeten's avatar H Hartley Sweeten Committed by Greg Kroah-Hartman
Browse files

staging: comedi: adv_pci_dio: cleanup PCI-1762 interrupt registers



For aesthetics, use a common define for the interrupt control and status
registers.

Signed-off-by: default avatarH Hartley Sweeten <hsweeten@visionengravers.com>
Reviewed-by: default avatarIan Abbott <abbotti@mev.co.uk>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 6a1c0149
Loading
Loading
Loading
Loading
+3 −4
Original line number Original line Diff line number Diff line
@@ -70,9 +70,8 @@ enum hw_cards_id {
/* PCI-1752, PCI-1756 special registers */
/* PCI-1752, PCI-1756 special registers */
#define PCI1752_CFC_REG		0x12	/* R/W: channel freeze function */
#define PCI1752_CFC_REG		0x12	/* R/W: channel freeze function */


/*  Advantech PCI-1762 registers */
/* PCI-1762 interrupt control registers */
#define PCI1762_ICR	   6	/* W:   Interrupt control register */
#define PCI1762_INT_REG		0x06	/* R/W: status/control */
#define PCI1762_ISR	   6	/* R:   Interrupt status register */


struct diosubd_data {
struct diosubd_data {
	int chans;		/*  num of chans or 8255 devices */
	int chans;		/*  num of chans or 8255 devices */
@@ -326,7 +325,7 @@ static int pci_dio_reset(struct comedi_device *dev)
		}
		}
		break;
		break;
	case TYPE_PCI1762:
	case TYPE_PCI1762:
		outw(0x0101, dev->iobase + PCI1762_ICR);
		outw(0x0101, dev->iobase + PCI1762_INT_REG);
		break;
		break;
	default:
	default:
		break;
		break;