Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ca3226d3 authored by Thierry Reding's avatar Thierry Reding
Browse files

ARM: tegra: Fix a couple of DTC warnings



Add unit-addresses to nodes that have a reg property to avoid warnings
on newer versions of DTC.

Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 1a695a90
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -1020,7 +1020,7 @@
		#address-cells = <1>;
		#size-cells = <0>;

		clk32k_in: clock {
		clk32k_in: clock@0 {
			compatible = "fixed-clock";
			reg=<0>;
			#clock-cells = <0>;
+1 −1
Original line number Diff line number Diff line
@@ -277,7 +277,7 @@
		#address-cells = <1>;
		#size-cells = <0>;

		clk32k_in: clock {
		clk32k_in: clock@0 {
			compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
+3 −3
Original line number Diff line number Diff line
@@ -2049,7 +2049,7 @@
	thermal-zones {
		cpu {
			trips {
				trip@0 {
				trip {
					temperature = <101000>;
					hysteresis = <0>;
					type = "critical";
@@ -2063,7 +2063,7 @@

		mem {
			trips {
				trip@0 {
				trip {
					temperature = <101000>;
					hysteresis = <0>;
					type = "critical";
@@ -2077,7 +2077,7 @@

		gpu {
			trips {
				trip@0 {
				trip {
					temperature = <101000>;
					hysteresis = <0>;
					type = "critical";
+1 −1
Original line number Diff line number Diff line
@@ -567,7 +567,7 @@
			blocks = <0x5>;
			irq-trigger = <0x1>;

			stmpe_touchscreen {
			stmpe_touchscreen@0 {
				compatible = "st,stmpe-ts";
				reg = <0>;
				/* 3.25 MHz ADC clock speed */