Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c81576c2 authored by Hariprasad Shenai's avatar Hariprasad Shenai Committed by David S. Miller
Browse files

cxgb4: Fixed incorrect check for memory operation in t4_memory_rw 



Fix incorrect check introduced in commit fc5ab020 ("cxgb4: Replaced the
backdoor mechanism to access the HW memory with PCIe Window method"). We where
checking for write operation and doing a read, changed it accordingly.

Signed-off-by: default avatarHariprasad Shenai <hariprasad@chelsio.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 2695fb55

drivers/net/ethernet/chelsio/cxgb4/t4_hw.c

+1 −1
Original line number Diff line number Diff line
@@ -545,7 +545,7 @@ int t4_memory_rw(struct adapter *adap, int win, int mtype, u32 addr, 
		unsigned char *bp;

		int i;



		if (dir == T4_MEMORY_WRITE) {

		if (dir == T4_MEMORY_READ) {

			last.word = (__force __be32) t4_read_reg(adap,

							mem_base + offset);

			for (bp = (unsigned char *)buf, i = resid; i < 4; i++)