Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c6fe9a2e authored by Anup Patel's avatar Anup Patel Committed by Florian Fainelli
Browse files

arm64: dts: Add BRCM IPROC NAND DT node for NS2



The NAND controller on NS2 SoC is compatible with existing
BRCM IPROC NAND driver so let's enable it in NS2 DT and
NS2 SVK DT.

This patch also fixes use of node labels in ns2-svk.dts.

Signed-off-by: default avatarAnup Patel <anup.patel@broadcom.com>
Reviewed-by: default avatarRay Jui <rjui@broadcom.com>
Reviewed-by: default avatarScott Branden <sbranden@broadcom.com>
Reviewed-by: default avatarBrian Norris <computersforpeace@gmail.com>
Signed-off-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
parent 7ac674e8
Loading
Loading
Loading
Loading
+20 −10
Original line number Diff line number Diff line
@@ -50,18 +50,28 @@
		device_type = "memory";
		reg = <0x000000000 0x80000000 0x00000000 0x40000000>;
	};
};

	soc: soc {
		i2c0: i2c@66080000 {
&i2c0 {
	status = "ok";
};

		i2c1: i2c@660b0000 {
&i2c1 {
	status = "ok";
};

		uart3: serial@66130000 {
&uart3 {
	status = "ok";
};

&nand {
	nandcs@0 {
		compatible = "brcm,nandcs";
		reg = <0>;
		nand-ecc-mode = "hw";
		nand-ecc-strength = <8>;
		nand-ecc-step-size = <512>;
		#address-cells = <1>;
		#size-cells = <1>;
	};
};
+14 −0
Original line number Diff line number Diff line
@@ -212,5 +212,19 @@
			compatible = "brcm,iproc-rng200";
			reg = <0x66220000 0x28>;
		};

		nand: nand@66460000 {
			compatible = "brcm,nand-iproc", "brcm,brcmnand-v6.1";
			reg = <0x66460000 0x600>,
			      <0x67015408 0x600>,
			      <0x66460f00 0x20>;
			reg-names = "nand", "iproc-idm", "iproc-ext";
			interrupts = <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;
			#size-cells = <0>;

			brcm,nand-has-wp;
		};
	};
};