Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c2aef4ff authored by Mark Brown's avatar Mark Brown
Browse files

ASoC: Support CLK_DSP in WM8903



CLK_DSP provides a master clock for the DAC and ADC related functionality
on the device.

Signed-off-by: default avatarMark Brown <broonie@opensource.wolfsonmicro.com>
parent 42768a12
Loading
Loading
Loading
Loading
+6 −0
Original line number Diff line number Diff line
@@ -846,6 +846,7 @@ SND_SOC_DAPM_PGA("Right Speaker PGA", WM8903_POWER_MANAGEMENT_5, 0, 0,

SND_SOC_DAPM_SUPPLY("Charge Pump", WM8903_CHARGE_PUMP_0, 0, 0,
		    wm8903_cp_event, SND_SOC_DAPM_POST_PMU),
SND_SOC_DAPM_SUPPLY("CLK_DSP", WM8903_CLOCK_RATES_2, 1, 0, NULL, 0),
};

static const struct snd_soc_dapm_route intercon[] = {
@@ -891,7 +892,12 @@ static const struct snd_soc_dapm_route intercon[] = {
	{ "Right Input PGA", NULL, "Right Input Mode Mux" },

	{ "ADCL", NULL, "Left Input PGA" },
	{ "ADCL", NULL, "CLK_DSP" },
	{ "ADCR", NULL, "Right Input PGA" },
	{ "ADCR", NULL, "CLK_DSP" },

	{ "DACL", NULL, "CLK_DSP" },
	{ "DACR", NULL, "CLK_DSP" },

	{ "Left Output Mixer", "Left Bypass Switch", "Left Input PGA" },
	{ "Left Output Mixer", "Right Bypass Switch", "Right Input PGA" },