Renesas Ethernet AVB driver proper (c156633f) · Commits · e / devices / android_kernel_fairphone_FP3

Documentation/devicetree/bindings/net/renesas,ravb.txt

0 → 100644

+48 −0

Original line number	Diff line number	Diff line
		* Renesas Electronics Ethernet AVB

		This file provides information on what the device node for the Ethernet AVB
		interface contains.

		Required properties:
		- compatible: "renesas,etheravb-r8a7790" if the device is a part of R8A7790 SoC.
		"renesas,etheravb-r8a7794" if the device is a part of R8A7794 SoC.
		- reg: offset and length of (1) the register block and (2) the stream buffer.
		- interrupts: interrupt specifier for the sole interrupt.
		- phy-mode: see ethernet.txt file in the same directory.
		- phy-handle: see ethernet.txt file in the same directory.
		- #address-cells: number of address cells for the MDIO bus, must be equal to 1.
		- #size-cells: number of size cells on the MDIO bus, must be equal to 0.
		- clocks: clock phandle and specifier pair.
		- pinctrl-0: phandle, referring to a default pin configuration node.

		Optional properties:
		- interrupt-parent: the phandle for the interrupt controller that services
		interrupts for this device.
		- pinctrl-names: pin configuration state name ("default").
		- renesas,no-ether-link: boolean, specify when a board does not provide a proper
		AVB_LINK signal.
		- renesas,ether-link-active-low: boolean, specify when the AVB_LINK signal is
		active-low instead of normal active-high.

		Example:

		ethernet@e6800000 {
		compatible = "renesas,etheravb-r8a7790";
		reg = <0 0xe6800000 0 0x800>, <0 0xee0e8000 0 0x4000>;
		interrupt-parent = <&gic>;
		interrupts = <0 163 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mstp8_clks R8A7790_CLK_ETHERAVB>;
		phy-mode = "rmii";
		phy-handle = <&phy0>;
		pinctrl-0 = <&ether_pins>;
		pinctrl-names = "default";
		renesas,no-ether-link;
		#address-cells = <1>;
		#size-cells = <0>;

		phy0: ethernet-phy@0 {
		reg = <0>;
		interrupt-parent = <&gpio2>;
		interrupts = <15 IRQ_TYPE_LEVEL_LOW>;
		};
		};

drivers/net/ethernet/renesas/Kconfig

+31 −0

Original line number	Diff line number	Diff line
		@@ -2,6 +2,21 @@
		# Renesas device configuration
		#

		config NET_VENDOR_RENESAS
		bool "Renesas devices"
		default y
		---help---
		If you have a network (Ethernet) card belonging to this class, say Y
		and read the Ethernet-HOWTO, available from
		<http://www.tldp.org/docs.html#howto>.

		Note that the answer to this question doesn't directly affect the
		kernel: saying N will just cause the configurator to skip all
		the questions about Renesas devices. If you say Y, you will be asked
		for your specific device in the following questions.

		if NET_VENDOR_RENESAS

		config SH_ETH
		tristate "Renesas SuperH Ethernet support"
		depends on HAS_DMA
		@@ -15,3 +30,19 @@ config SH_ETH
		This driver supporting CPUs are:
		- SH7619, SH7710, SH7712, SH7724, SH7734, SH7763, SH7757,
		R8A7740, R8A777x and R8A779x.

		config RAVB
		tristate "Renesas Ethernet AVB support"
		depends on HAS_DMA
		depends on ARCH_SHMOBILE \|\| COMPILE_TEST
		select CRC32
		select MII
		select MDIO_BITBANG
		select PHYLIB
		select PTP_1588_CLOCK
		help
		Renesas Ethernet AVB device driver.
		This driver supports the following SoCs:
		- R8A779x.

		endif # NET_VENDOR_RENESAS

drivers/net/ethernet/renesas/Makefile

+1 −0

Original line number	Diff line number	Diff line
		@@ -3,3 +3,4 @@
		#

		obj-$(CONFIG_SH_ETH) += sh_eth.o
		obj-$(CONFIG_RAVB) += ravb.o

drivers/net/ethernet/renesas/ravb.c

0 → 100644

+1801 −0

File added.

Preview size limit exceeded, changes collapsed.

drivers/net/ethernet/renesas/ravb.h

0 → 100644

+806 −0

Original line number	Diff line number	Diff line
		/* Renesas Ethernet AVB device driver
		*
		* Copyright (C) 2014-2015 Renesas Electronics Corporation
		* Copyright (C) 2015 Renesas Solutions Corp.
		* Copyright (C) 2015 Cogent Embedded, Inc. <source@cogentembedded.com>
		*
		* Based on the SuperH Ethernet driver
		*
		* This program is free software; you can redistribute it and/or modify it
		* under the terms and conditions of the GNU General Public License version 2,
		* as published by the Free Software Foundation.
		*/

		#ifndef __RAVB_H__
		#define __RAVB_H__

		#include <linux/interrupt.h>
		#include <linux/io.h>
		#include <linux/kernel.h>
		#include <linux/mdio-bitbang.h>
		#include <linux/netdevice.h>
		#include <linux/phy.h>

		#define BE_TX_RING_SIZE 64 /* TX ring size for Best Effort */
		#define BE_RX_RING_SIZE 1024 /* RX ring size for Best Effort */
		#define NC_TX_RING_SIZE 64 /* TX ring size for Network Control */
		#define NC_RX_RING_SIZE 64 /* RX ring size for Network Control */
		#define BE_TX_RING_MIN 64
		#define BE_RX_RING_MIN 64
		#define BE_TX_RING_MAX 1024
		#define BE_RX_RING_MAX 2048

		#define PKT_BUF_SZ 1538

		/* Driver's parameters */
		#define RAVB_ALIGN 128

		/* Hardware time stamp */
		#define RAVB_TXTSTAMP_VALID 0x00000001 /* TX timestamp valid */
		#define RAVB_TXTSTAMP_ENABLED 0x00000010 /* Enable TX timestamping */

		#define RAVB_RXTSTAMP_VALID 0x00000001 /* RX timestamp valid */
		#define RAVB_RXTSTAMP_TYPE 0x00000006 /* RX type mask */
		#define RAVB_RXTSTAMP_TYPE_V2_L2_EVENT 0x00000002
		#define RAVB_RXTSTAMP_TYPE_ALL 0x00000006
		#define RAVB_RXTSTAMP_ENABLED 0x00000010 /* Enable RX timestamping */

		enum ravb_reg {
		/* AVB-DMAC registers */
		CCC = 0x0000,
		DBAT = 0x0004,
		DLR = 0x0008,
		CSR = 0x000C,
		CDAR0 = 0x0010,
		CDAR1 = 0x0014,
		CDAR2 = 0x0018,
		CDAR3 = 0x001C,
		CDAR4 = 0x0020,
		CDAR5 = 0x0024,
		CDAR6 = 0x0028,
		CDAR7 = 0x002C,
		CDAR8 = 0x0030,
		CDAR9 = 0x0034,
		CDAR10 = 0x0038,
		CDAR11 = 0x003C,
		CDAR12 = 0x0040,
		CDAR13 = 0x0044,
		CDAR14 = 0x0048,
		CDAR15 = 0x004C,
		CDAR16 = 0x0050,
		CDAR17 = 0x0054,
		CDAR18 = 0x0058,
		CDAR19 = 0x005C,
		CDAR20 = 0x0060,
		CDAR21 = 0x0064,
		ESR = 0x0088,
		RCR = 0x0090,
		RQC0 = 0x0094,
		RQC1 = 0x0098,
		RQC2 = 0x009C,
		RQC3 = 0x00A0,
		RQC4 = 0x00A4,
		RPC = 0x00B0,
		UFCW = 0x00BC,
		UFCS = 0x00C0,
		UFCV0 = 0x00C4,
		UFCV1 = 0x00C8,
		UFCV2 = 0x00CC,
		UFCV3 = 0x00D0,
		UFCV4 = 0x00D4,
		UFCD0 = 0x00E0,
		UFCD1 = 0x00E4,
		UFCD2 = 0x00E8,
		UFCD3 = 0x00EC,
		UFCD4 = 0x00F0,
		SFO = 0x00FC,
		SFP0 = 0x0100,
		SFP1 = 0x0104,
		SFP2 = 0x0108,
		SFP3 = 0x010C,
		SFP4 = 0x0110,
		SFP5 = 0x0114,
		SFP6 = 0x0118,
		SFP7 = 0x011C,
		SFP8 = 0x0120,
		SFP9 = 0x0124,
		SFP10 = 0x0128,
		SFP11 = 0x012C,
		SFP12 = 0x0130,
		SFP13 = 0x0134,
		SFP14 = 0x0138,
		SFP15 = 0x013C,
		SFP16 = 0x0140,
		SFP17 = 0x0144,
		SFP18 = 0x0148,
		SFP19 = 0x014C,
		SFP20 = 0x0150,
		SFP21 = 0x0154,
		SFP22 = 0x0158,
		SFP23 = 0x015C,
		SFP24 = 0x0160,
		SFP25 = 0x0164,
		SFP26 = 0x0168,
		SFP27 = 0x016C,
		SFP28 = 0x0170,
		SFP29 = 0x0174,
		SFP30 = 0x0178,
		SFP31 = 0x017C,
		SFM0 = 0x01C0,
		SFM1 = 0x01C4,
		TGC = 0x0300,
		TCCR = 0x0304,
		TSR = 0x0308,
		TFA0 = 0x0310,
		TFA1 = 0x0314,
		TFA2 = 0x0318,
		CIVR0 = 0x0320,
		CIVR1 = 0x0324,
		CDVR0 = 0x0328,
		CDVR1 = 0x032C,
		CUL0 = 0x0330,
		CUL1 = 0x0334,
		CLL0 = 0x0338,
		CLL1 = 0x033C,
		DIC = 0x0350,
		DIS = 0x0354,
		EIC = 0x0358,
		EIS = 0x035C,
		RIC0 = 0x0360,
		RIS0 = 0x0364,
		RIC1 = 0x0368,
		RIS1 = 0x036C,
		RIC2 = 0x0370,
		RIS2 = 0x0374,
		TIC = 0x0378,
		TIS = 0x037C,
		ISS = 0x0380,
		GCCR = 0x0390,
		GMTT = 0x0394,
		GPTC = 0x0398,
		GTI = 0x039C,
		GTO0 = 0x03A0,
		GTO1 = 0x03A4,
		GTO2 = 0x03A8,
		GIC = 0x03AC,
		GIS = 0x03B0,
		GCPT = 0x03B4, /* Undocumented? */
		GCT0 = 0x03B8,
		GCT1 = 0x03BC,
		GCT2 = 0x03C0,

		/* E-MAC registers */
		ECMR = 0x0500,
		RFLR = 0x0508,
		ECSR = 0x0510,
		ECSIPR = 0x0518,
		PIR = 0x0520,
		PSR = 0x0528,
		PIPR = 0x052c,
		MPR = 0x0558,
		PFTCR = 0x055c,
		PFRCR = 0x0560,
		GECMR = 0x05b0,
		MAHR = 0x05c0,
		MALR = 0x05c8,
		TROCR = 0x0700, /* Undocumented? */
		CDCR = 0x0708, /* Undocumented? */
		LCCR = 0x0710, /* Undocumented? */
		CEFCR = 0x0740,
		FRECR = 0x0748,
		TSFRCR = 0x0750,
		TLFRCR = 0x0758,
		RFCR = 0x0760,
		CERCR = 0x0768, /* Undocumented? */
		CEECR = 0x0770, /* Undocumented? */
		MAFCR = 0x0778,
		};


		/* Register bits of the Ethernet AVB */
		/* CCC */
		enum CCC_BIT {
		CCC_OPC = 0x00000003,
		CCC_OPC_RESET = 0x00000000,
		CCC_OPC_CONFIG = 0x00000001,
		CCC_OPC_OPERATION = 0x00000002,
		CCC_DTSR = 0x00000100,
		CCC_CSEL = 0x00030000,
		CCC_CSEL_HPB = 0x00010000,
		CCC_CSEL_ETH_TX = 0x00020000,
		CCC_CSEL_GMII_REF = 0x00030000,
		CCC_BOC = 0x00100000, /* Undocumented? */
		CCC_LBME = 0x01000000,
		};

		/* CSR */
		enum CSR_BIT {
		CSR_OPS = 0x0000000F,
		CSR_OPS_RESET = 0x00000001,
		CSR_OPS_CONFIG = 0x00000002,
		CSR_OPS_OPERATION = 0x00000004,
		CSR_OPS_STANDBY = 0x00000008, /* Undocumented? */
		CSR_DTS = 0x00000100,
		CSR_TPO0 = 0x00010000,
		CSR_TPO1 = 0x00020000,
		CSR_TPO2 = 0x00040000,
		CSR_TPO3 = 0x00080000,
		CSR_RPO = 0x00100000,
		};

		/* ESR */
		enum ESR_BIT {
		ESR_EQN = 0x0000001F,
		ESR_ET = 0x00000F00,
		ESR_EIL = 0x00001000,
		};

		/* RCR */
		enum RCR_BIT {
		RCR_EFFS = 0x00000001,
		RCR_ENCF = 0x00000002,
		RCR_ESF = 0x0000000C,
		RCR_ETS0 = 0x00000010,
		RCR_ETS2 = 0x00000020,
		RCR_RFCL = 0x1FFF0000,
		};

		/* RQC0/1/2/3/4 */
		enum RQC_BIT {
		RQC_RSM0 = 0x00000003,
		RQC_UFCC0 = 0x00000030,
		RQC_RSM1 = 0x00000300,
		RQC_UFCC1 = 0x00003000,
		RQC_RSM2 = 0x00030000,
		RQC_UFCC2 = 0x00300000,
		RQC_RSM3 = 0x03000000,
		RQC_UFCC3 = 0x30000000,
		};

		/* RPC */
		enum RPC_BIT {
		RPC_PCNT = 0x00000700,
		RPC_DCNT = 0x00FF0000,
		};

		/* UFCW */
		enum UFCW_BIT {
		UFCW_WL0 = 0x0000003F,
		UFCW_WL1 = 0x00003F00,
		UFCW_WL2 = 0x003F0000,
		UFCW_WL3 = 0x3F000000,
		};

		/* UFCS */
		enum UFCS_BIT {
		UFCS_SL0 = 0x0000003F,
		UFCS_SL1 = 0x00003F00,
		UFCS_SL2 = 0x003F0000,
		UFCS_SL3 = 0x3F000000,
		};

		/* UFCV0/1/2/3/4 */
		enum UFCV_BIT {
		UFCV_CV0 = 0x0000003F,
		UFCV_CV1 = 0x00003F00,
		UFCV_CV2 = 0x003F0000,
		UFCV_CV3 = 0x3F000000,
		};

		/* UFCD0/1/2/3/4 */
		enum UFCD_BIT {
		UFCD_DV0 = 0x0000003F,
		UFCD_DV1 = 0x00003F00,
		UFCD_DV2 = 0x003F0000,
		UFCD_DV3 = 0x3F000000,
		};

		/* SFO */
		enum SFO_BIT {
		SFO_FPB = 0x0000003F,
		};

		/* RTC */
		enum RTC_BIT {
		RTC_MFL0 = 0x00000FFF,
		RTC_MFL1 = 0x0FFF0000,
		};

		/* TGC */
		enum TGC_BIT {
		TGC_TSM0 = 0x00000001,
		TGC_TSM1 = 0x00000002,
		TGC_TSM2 = 0x00000004,
		TGC_TSM3 = 0x00000008,
		TGC_TQP = 0x00000030,
		TGC_TQP_NONAVB = 0x00000000,
		TGC_TQP_AVBMODE1 = 0x00000010,
		TGC_TQP_AVBMODE2 = 0x00000030,
		TGC_TBD0 = 0x00000300,
		TGC_TBD1 = 0x00003000,
		TGC_TBD2 = 0x00030000,
		TGC_TBD3 = 0x00300000,
		};

		/* TCCR */
		enum TCCR_BIT {
		TCCR_TSRQ0 = 0x00000001,
		TCCR_TSRQ1 = 0x00000002,
		TCCR_TSRQ2 = 0x00000004,
		TCCR_TSRQ3 = 0x00000008,
		TCCR_TFEN = 0x00000100,
		TCCR_TFR = 0x00000200,
		};

		/* TSR */
		enum TSR_BIT {
		TSR_CCS0 = 0x00000003,
		TSR_CCS1 = 0x0000000C,
		TSR_TFFL = 0x00000700,
		};

		/* TFA2 */
		enum TFA2_BIT {
		TFA2_TSV = 0x0000FFFF,
		TFA2_TST = 0x03FF0000,
		};

		/* DIC */
		enum DIC_BIT {
		DIC_DPE1 = 0x00000002,
		DIC_DPE2 = 0x00000004,
		DIC_DPE3 = 0x00000008,
		DIC_DPE4 = 0x00000010,
		DIC_DPE5 = 0x00000020,
		DIC_DPE6 = 0x00000040,
		DIC_DPE7 = 0x00000080,
		DIC_DPE8 = 0x00000100,
		DIC_DPE9 = 0x00000200,
		DIC_DPE10 = 0x00000400,
		DIC_DPE11 = 0x00000800,
		DIC_DPE12 = 0x00001000,
		DIC_DPE13 = 0x00002000,
		DIC_DPE14 = 0x00004000,
		DIC_DPE15 = 0x00008000,
		};

		/* DIS */
		enum DIS_BIT {
		DIS_DPF1 = 0x00000002,
		DIS_DPF2 = 0x00000004,
		DIS_DPF3 = 0x00000008,
		DIS_DPF4 = 0x00000010,
		DIS_DPF5 = 0x00000020,
		DIS_DPF6 = 0x00000040,
		DIS_DPF7 = 0x00000080,
		DIS_DPF8 = 0x00000100,
		DIS_DPF9 = 0x00000200,
		DIS_DPF10 = 0x00000400,
		DIS_DPF11 = 0x00000800,
		DIS_DPF12 = 0x00001000,
		DIS_DPF13 = 0x00002000,
		DIS_DPF14 = 0x00004000,
		DIS_DPF15 = 0x00008000,
		};

		/* EIC */
		enum EIC_BIT {
		EIC_MREE = 0x00000001,
		EIC_MTEE = 0x00000002,
		EIC_QEE = 0x00000004,
		EIC_SEE = 0x00000008,
		EIC_CLLE0 = 0x00000010,
		EIC_CLLE1 = 0x00000020,
		EIC_CULE0 = 0x00000040,
		EIC_CULE1 = 0x00000080,
		EIC_TFFE = 0x00000100,
		};

		/* EIS */
		enum EIS_BIT {
		EIS_MREF = 0x00000001,
		EIS_MTEF = 0x00000002,
		EIS_QEF = 0x00000004,
		EIS_SEF = 0x00000008,
		EIS_CLLF0 = 0x00000010,
		EIS_CLLF1 = 0x00000020,
		EIS_CULF0 = 0x00000040,
		EIS_CULF1 = 0x00000080,
		EIS_TFFF = 0x00000100,
		EIS_QFS = 0x00010000,
		};

		/* RIC0 */
		enum RIC0_BIT {
		RIC0_FRE0 = 0x00000001,
		RIC0_FRE1 = 0x00000002,
		RIC0_FRE2 = 0x00000004,
		RIC0_FRE3 = 0x00000008,
		RIC0_FRE4 = 0x00000010,
		RIC0_FRE5 = 0x00000020,
		RIC0_FRE6 = 0x00000040,
		RIC0_FRE7 = 0x00000080,
		RIC0_FRE8 = 0x00000100,
		RIC0_FRE9 = 0x00000200,
		RIC0_FRE10 = 0x00000400,
		RIC0_FRE11 = 0x00000800,
		RIC0_FRE12 = 0x00001000,
		RIC0_FRE13 = 0x00002000,
		RIC0_FRE14 = 0x00004000,
		RIC0_FRE15 = 0x00008000,
		RIC0_FRE16 = 0x00010000,
		RIC0_FRE17 = 0x00020000,
		};

		/* RIC0 */
		enum RIS0_BIT {
		RIS0_FRF0 = 0x00000001,
		RIS0_FRF1 = 0x00000002,
		RIS0_FRF2 = 0x00000004,
		RIS0_FRF3 = 0x00000008,
		RIS0_FRF4 = 0x00000010,
		RIS0_FRF5 = 0x00000020,
		RIS0_FRF6 = 0x00000040,
		RIS0_FRF7 = 0x00000080,
		RIS0_FRF8 = 0x00000100,
		RIS0_FRF9 = 0x00000200,
		RIS0_FRF10 = 0x00000400,
		RIS0_FRF11 = 0x00000800,
		RIS0_FRF12 = 0x00001000,
		RIS0_FRF13 = 0x00002000,
		RIS0_FRF14 = 0x00004000,
		RIS0_FRF15 = 0x00008000,
		RIS0_FRF16 = 0x00010000,
		RIS0_FRF17 = 0x00020000,
		};

		/* RIC1 */
		enum RIC1_BIT {
		RIC1_RFWE = 0x80000000,
		};

		/* RIS1 */
		enum RIS1_BIT {
		RIS1_RFWF = 0x80000000,
		};

		/* RIC2 */
		enum RIC2_BIT {
		RIC2_QFE0 = 0x00000001,
		RIC2_QFE1 = 0x00000002,
		RIC2_QFE2 = 0x00000004,
		RIC2_QFE3 = 0x00000008,
		RIC2_QFE4 = 0x00000010,
		RIC2_QFE5 = 0x00000020,
		RIC2_QFE6 = 0x00000040,
		RIC2_QFE7 = 0x00000080,
		RIC2_QFE8 = 0x00000100,
		RIC2_QFE9 = 0x00000200,
		RIC2_QFE10 = 0x00000400,
		RIC2_QFE11 = 0x00000800,
		RIC2_QFE12 = 0x00001000,
		RIC2_QFE13 = 0x00002000,
		RIC2_QFE14 = 0x00004000,
		RIC2_QFE15 = 0x00008000,
		RIC2_QFE16 = 0x00010000,
		RIC2_QFE17 = 0x00020000,
		RIC2_RFFE = 0x80000000,
		};

		/* RIS2 */
		enum RIS2_BIT {
		RIS2_QFF0 = 0x00000001,
		RIS2_QFF1 = 0x00000002,
		RIS2_QFF2 = 0x00000004,
		RIS2_QFF3 = 0x00000008,
		RIS2_QFF4 = 0x00000010,
		RIS2_QFF5 = 0x00000020,
		RIS2_QFF6 = 0x00000040,
		RIS2_QFF7 = 0x00000080,
		RIS2_QFF8 = 0x00000100,
		RIS2_QFF9 = 0x00000200,
		RIS2_QFF10 = 0x00000400,
		RIS2_QFF11 = 0x00000800,
		RIS2_QFF12 = 0x00001000,
		RIS2_QFF13 = 0x00002000,
		RIS2_QFF14 = 0x00004000,
		RIS2_QFF15 = 0x00008000,
		RIS2_QFF16 = 0x00010000,
		RIS2_QFF17 = 0x00020000,
		RIS2_RFFF = 0x80000000,
		};

		/* TIC */
		enum TIC_BIT {
		TIC_FTE0 = 0x00000001, /* Undocumented? */
		TIC_FTE1 = 0x00000002, /* Undocumented? */
		TIC_TFUE = 0x00000100,
		TIC_TFWE = 0x00000200,
		};

		/* TIS */
		enum TIS_BIT {
		TIS_FTF0 = 0x00000001, /* Undocumented? */
		TIS_FTF1 = 0x00000002, /* Undocumented? */
		TIS_TFUF = 0x00000100,
		TIS_TFWF = 0x00000200,
		};

		/* ISS */
		enum ISS_BIT {
		ISS_FRS = 0x00000001, /* Undocumented? */
		ISS_FTS = 0x00000004, /* Undocumented? */
		ISS_ES = 0x00000040,
		ISS_MS = 0x00000080,
		ISS_TFUS = 0x00000100,
		ISS_TFWS = 0x00000200,
		ISS_RFWS = 0x00001000,
		ISS_CGIS = 0x00002000,
		ISS_DPS1 = 0x00020000,
		ISS_DPS2 = 0x00040000,
		ISS_DPS3 = 0x00080000,
		ISS_DPS4 = 0x00100000,
		ISS_DPS5 = 0x00200000,
		ISS_DPS6 = 0x00400000,
		ISS_DPS7 = 0x00800000,
		ISS_DPS8 = 0x01000000,
		ISS_DPS9 = 0x02000000,
		ISS_DPS10 = 0x04000000,
		ISS_DPS11 = 0x08000000,
		ISS_DPS12 = 0x10000000,
		ISS_DPS13 = 0x20000000,
		ISS_DPS14 = 0x40000000,
		ISS_DPS15 = 0x80000000,
		};

		/* GCCR */
		enum GCCR_BIT {
		GCCR_TCR = 0x00000003,
		GCCR_TCR_NOREQ = 0x00000000, /* No request */
		GCCR_TCR_RESET = 0x00000001, /* gPTP/AVTP presentation timer reset */
		GCCR_TCR_CAPTURE = 0x00000003, /* Capture value set in GCCR.TCSS */
		GCCR_LTO = 0x00000004,
		GCCR_LTI = 0x00000008,
		GCCR_LPTC = 0x00000010,
		GCCR_LMTT = 0x00000020,
		GCCR_TCSS = 0x00000300,
		GCCR_TCSS_GPTP = 0x00000000, /* gPTP timer value */
		GCCR_TCSS_ADJGPTP = 0x00000100, /* Adjusted gPTP timer value */
		GCCR_TCSS_AVTP = 0x00000200, /* AVTP presentation time value */
		};

		/* GTI */
		enum GTI_BIT {
		GTI_TIV = 0x0FFFFFFF,
		};

		/* GIC */
		enum GIC_BIT {
		GIC_PTCE = 0x00000001, /* Undocumented? */
		GIC_PTME = 0x00000004,
		};

		/* GIS */
		enum GIS_BIT {
		GIS_PTCF = 0x00000001, /* Undocumented? */
		GIS_PTMF = 0x00000004,
		};

		/* ECMR */
		enum ECMR_BIT {
		ECMR_PRM = 0x00000001,
		ECMR_DM = 0x00000002,
		ECMR_TE = 0x00000020,
		ECMR_RE = 0x00000040,
		ECMR_MPDE = 0x00000200,
		ECMR_TXF = 0x00010000, /* Undocumented? */
		ECMR_RXF = 0x00020000,
		ECMR_PFR = 0x00040000,
		ECMR_ZPF = 0x00080000, /* Undocumented? */
		ECMR_RZPF = 0x00100000,
		ECMR_DPAD = 0x00200000,
		ECMR_RCSC = 0x00800000,
		ECMR_TRCCM = 0x04000000,
		};

		/* ECSR */
		enum ECSR_BIT {
		ECSR_ICD = 0x00000001,
		ECSR_MPD = 0x00000002,
		ECSR_LCHNG = 0x00000004,
		ECSR_PHYI = 0x00000008,
		};

		/* ECSIPR */
		enum ECSIPR_BIT {
		ECSIPR_ICDIP = 0x00000001,
		ECSIPR_MPDIP = 0x00000002,
		ECSIPR_LCHNGIP = 0x00000004, /* Undocumented? */
		};

		/* PIR */
		enum PIR_BIT {
		PIR_MDC = 0x00000001,
		PIR_MMD = 0x00000002,
		PIR_MDO = 0x00000004,
		PIR_MDI = 0x00000008,
		};

		/* PSR */
		enum PSR_BIT {
		PSR_LMON = 0x00000001,
		};

		/* PIPR */
		enum PIPR_BIT {
		PIPR_PHYIP = 0x00000001,
		};

		/* MPR */
		enum MPR_BIT {
		MPR_MP = 0x0000ffff,
		};

		/* GECMR */
		enum GECMR_BIT {
		GECMR_SPEED = 0x00000001,
		GECMR_SPEED_100 = 0x00000000,
		GECMR_SPEED_1000 = 0x00000001,
		};

		/* The Ethernet AVB descriptor definitions. */
		struct ravb_desc {
		__le16 ds; /* Descriptor size */
		u8 cc; /* Content control MSBs (reserved) */
		u8 die_dt; /* Descriptor interrupt enable and type */
		__le32 dptr; /* Descriptor pointer */
		};

		enum DIE_DT {
		/* Frame data */
		DT_FMID = 0x40,
		DT_FSTART = 0x50,
		DT_FEND = 0x60,
		DT_FSINGLE = 0x70,
		/* Chain control */
		DT_LINK = 0x80,
		DT_LINKFIX = 0x90,
		DT_EOS = 0xa0,
		/* HW/SW arbitration */
		DT_FEMPTY = 0xc0,
		DT_FEMPTY_IS = 0xd0,
		DT_FEMPTY_IC = 0xe0,
		DT_FEMPTY_ND = 0xf0,
		DT_LEMPTY = 0x20,
		DT_EEMPTY = 0x30,
		};

		struct ravb_rx_desc {
		__le16 ds_cc; /* Descriptor size and content control LSBs */
		u8 msc; /* MAC status code */
		u8 die_dt; /* Descriptor interrupt enable and type */
		__le32 dptr; /* Descpriptor pointer */
		};

		struct ravb_ex_rx_desc {
		__le16 ds_cc; /* Descriptor size and content control lower bits */
		u8 msc; /* MAC status code */
		u8 die_dt; /* Descriptor interrupt enable and type */
		__le32 dptr; /* Descpriptor pointer */
		__le32 ts_n; /* Timestampe nsec */
		__le32 ts_sl; /* Timestamp low */
		__le16 ts_sh; /* Timestamp high */
		__le16 res; /* Reserved bits */
		};

		enum RX_DS_CC_BIT {
		RX_DS = 0x0fff, /* Data size */
		RX_TR = 0x1000, /* Truncation indication */
		RX_EI = 0x2000, /* Error indication */
		RX_PS = 0xc000, /* Padding selection */
		};

		/* E-MAC status code */
		enum MSC_BIT {
		MSC_CRC = 0x01, /* Frame CRC error */
		MSC_RFE = 0x02, /* Frame reception error (flagged by PHY) */
		MSC_RTSF = 0x04, /* Frame length error (frame too short) */
		MSC_RTLF = 0x08, /* Frame length error (frame too long) */
		MSC_FRE = 0x10, /* Fraction error (not a multiple of 8 bits) */
		MSC_CRL = 0x20, /* Carrier lost */
		MSC_CEEF = 0x40, /* Carrier extension error */
		MSC_MC = 0x80, /* Multicast frame reception */
		};

		struct ravb_tx_desc {
		__le16 ds_tagl; /* Descriptor size and frame tag LSBs */
		u8 tagh_tsr; /* Frame tag MSBs and timestamp storage request bit */
		u8 die_dt; /* Descriptor interrupt enable and type */
		__le32 dptr; /* Descpriptor pointer */
		};

		enum TX_DS_TAGL_BIT {
		TX_DS = 0x0fff, /* Data size */
		TX_TAGL = 0xf000, /* Frame tag LSBs */
		};

		enum TX_TAGH_TSR_BIT {
		TX_TAGH = 0x3f, /* Frame tag MSBs */
		TX_TSR = 0x40, /* Timestamp storage request */
		};
		enum RAVB_QUEUE {
		RAVB_BE = 0, /* Best Effort Queue */
		RAVB_NC, /* Network Control Queue */
		};

		#define DBAT_ENTRY_NUM 22
		#define RX_QUEUE_OFFSET 4
		#define NUM_RX_QUEUE 2
		#define NUM_TX_QUEUE 2

		struct ravb_tstamp_skb {
		struct list_head list;
		struct sk_buff *skb;
		u16 tag;
		};

		struct ravb_private {
		struct net_device *ndev;
		struct platform_device *pdev;
		void __iomem *addr;
		struct mdiobb_ctrl mdiobb;
		u32 num_rx_ring[NUM_RX_QUEUE];
		u32 num_tx_ring[NUM_TX_QUEUE];
		u32 desc_bat_size;
		dma_addr_t desc_bat_dma;
		struct ravb_desc *desc_bat;
		dma_addr_t rx_desc_dma[NUM_RX_QUEUE];
		dma_addr_t tx_desc_dma[NUM_TX_QUEUE];
		struct ravb_ex_rx_desc *rx_ring[NUM_RX_QUEUE];
		struct ravb_tx_desc *tx_ring[NUM_TX_QUEUE];
		struct sk_buff **rx_skb[NUM_RX_QUEUE];
		struct sk_buff **tx_skb[NUM_TX_QUEUE];
		void **tx_buffers[NUM_TX_QUEUE];
		u32 rx_over_errors;
		u32 rx_fifo_errors;
		struct net_device_stats stats[NUM_RX_QUEUE];
		u32 tstamp_tx_ctrl;
		u32 tstamp_rx_ctrl;
		struct list_head ts_skb_list;
		u32 ts_skb_tag;
		spinlock_t lock; /* Register access lock */
		u32 cur_rx[NUM_RX_QUEUE]; /* Consumer ring indices */
		u32 dirty_rx[NUM_RX_QUEUE]; /* Producer ring indices */
		u32 cur_tx[NUM_TX_QUEUE];
		u32 dirty_tx[NUM_TX_QUEUE];
		struct napi_struct napi[NUM_RX_QUEUE];
		struct work_struct work;
		/* MII transceiver section. */
		struct mii_bus mii_bus; / MDIO bus control */
		struct phy_device phydev; / PHY device control */
		int link;
		phy_interface_t phy_interface;
		int msg_enable;
		int speed;
		int duplex;

		unsigned no_avb_link:1;
		unsigned avb_link_active_low:1;
		};

		static inline u32 ravb_read(struct net_device *ndev, enum ravb_reg reg)
		{
		struct ravb_private *priv = netdev_priv(ndev);

		return ioread32(priv->addr + reg);
		}

		static inline void ravb_write(struct net_device *ndev, u32 data,
		enum ravb_reg reg)
		{
		struct ravb_private *priv = netdev_priv(ndev);

		iowrite32(data, priv->addr + reg);
		}

		#endif /* #ifndef __RAVB_H__ */