Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit bfcf69c1 authored by Deepak Katragadda's avatar Deepak Katragadda
Browse files

ARM: dts: msm: Remove the pll-setup flag in the CPUCC node on SDM845



The qcom,osm-pll-setup no longer needs to be set since the PLL
setup for the 3 CPU clock domains is being done outside of the
HLOS.

Change-Id: Iddf28eb535690d0c773eeff5d9afd69dbffe9659
Signed-off-by: default avatarDeepak Katragadda <dkatraga@codeaurora.org>
parent e4e90297
Loading
Loading
Loading
Loading
+0 −1
Original line number Diff line number Diff line
@@ -967,7 +967,6 @@
		qcom,safe-fsm-en;
		qcom,ps-fsm-en;
		qcom,droop-fsm-en;
		qcom,osm-pll-setup;

		clock-names = "xo_ao";
		clocks = <&clock_rpmh RPMH_CXO_CLK_A>;