Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit b6d95c44 authored by Siva Kumar Akkireddi's avatar Siva Kumar Akkireddi Committed by Gerrit - the friendly Code Review server
Browse files

msm: ep_pcie: Correct L1ss register offsets 



Update the correct L1ss capability and control register offsets

Change-Id: Iebced7adc022821183b2dbb952fa4d2e4fe9b332
Signed-off-by: default avatarSiva Kumar Akkireddi <sivaa@codeaurora.org>
parent fc52b640
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment