Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b524e0ca authored by Faiz Abbas's avatar Faiz Abbas Committed by Greg Kroah-Hartman
Browse files

mmc: sdhci: Update the tuning failed messages to pr_debug level 



Tuning support in DDR50 speed mode was added in SD Specifications Part1
Physical Layer Specification v3.01. Its not possible to distinguish
between v3.00 and v3.01 from the SCR and that is why since
commit 4324f6de ("mmc: core: enable CMD19 tuning for DDR50 mode")
tuning failures are ignored in DDR50 speed mode.

Cards compatible with v3.00 don't respond to CMD19 in DDR50 and this
error gets printed during enumeration and also if retune is triggered at
any time during operation. Update the printk level to pr_debug so that
these errors don't lead to false error reports.

Signed-off-by: default avatarFaiz Abbas <faiz_abbas@ti.com>
Cc: stable@vger.kernel.org # v4.4+
Link: https://lore.kernel.org/r/20191206114326.15856-1-faiz_abbas@ti.com


Signed-off-by: default avatarUlf Hansson <ulf.hansson@linaro.org>
Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent 68219757

drivers/mmc/host/sdhci.c

+1 −1
Original line number Diff line number Diff line
@@ -2098,7 +2098,7 @@ static int sdhci_execute_tuning(struct mmc_host *mmc, u32 opcode) 
		spin_lock_irqsave(&host->lock, flags);



		if (!host->tuning_done) {

			pr_info(DRIVER_NAME ": Timeout waiting for Buffer Read Ready interrupt during tuning procedure, falling back to fixed sampling clock\n");

			pr_debug(DRIVER_NAME ": Timeout waiting for Buffer Read Ready interrupt during tuning procedure, falling back to fixed sampling clock\n");

			ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2);

			ctrl &= ~SDHCI_CTRL_TUNED_CLK;

			ctrl &= ~SDHCI_CTRL_EXEC_TUNING;