Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b3e76bdc authored by Dong Aisheng's avatar Dong Aisheng Committed by Shawn Guo
Browse files

clk: imx: clk-pllv3: fix incorrect handle of enet powerdown bit 



After commit f5394745 ("ARM: clk: imx: update pllv3 to support imx7"),
the former used BM_PLL_POWER bit is not correct anymore for IMX7 ENET.
Instead, pll->powerdown holds the correct bit, so using powerdown bit
in clk_pllv3_{prepare | unprepare} functions.

Fixes: f5394745 ("ARM: clk: imx: update pllv3 to support imx7")
Signed-off-by: default avatarDong Aisheng <aisheng.dong@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent f83d3163

drivers/clk/imx/clk-pllv3.c

+4 −4
Original line number Diff line number Diff line
@@ -77,9 +77,9 @@ static int clk_pllv3_prepare(struct clk_hw *hw) 


	val = readl_relaxed(pll->base);

	if (pll->powerup_set)

		val |= BM_PLL_POWER;

		val |= pll->powerdown;

	else

		val &= ~BM_PLL_POWER;

		val &= ~pll->powerdown;

	writel_relaxed(val, pll->base);



	return clk_pllv3_wait_lock(pll);
@@ -92,9 +92,9 @@ static void clk_pllv3_unprepare(struct clk_hw *hw) 


	val = readl_relaxed(pll->base);

	if (pll->powerup_set)

		val &= ~BM_PLL_POWER;

		val &= ~pll->powerdown;

	else

		val |= BM_PLL_POWER;

		val |= pll->powerdown;

	writel_relaxed(val, pll->base);

}