Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit af223dfa authored by Rex Zhu's avatar Rex Zhu Committed by Alex Deucher
Browse files

drm/amdgpu: add module parameters to ctrl powerplay feature 



Signed-off-by: default avatarRex Zhu <Rex.Zhu@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent a94cbfc3

drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c

+4 −0
Original line number Diff line number Diff line
@@ -84,6 +84,7 @@ int amdgpu_sched_jobs = 32; 
int amdgpu_sched_hw_submission = 2;

int amdgpu_powerplay = -1;

int amdgpu_powercontainment = 1;

int amdgpu_sclk_deep_sleep_en = 1;

unsigned amdgpu_pcie_gen_cap = 0;

unsigned amdgpu_pcie_lane_cap = 0;

unsigned amdgpu_cg_mask = 0xffffffff;
@@ -170,6 +171,9 @@ MODULE_PARM_DESC(powercontainment, "Power Containment (1 = enable (default), 0 = 
module_param_named(powercontainment, amdgpu_powercontainment, int, 0444);

#endif



MODULE_PARM_DESC(sclkdeepsleep, "SCLK Deep Sleep (1 = enable (default), 0 = disable)");

module_param_named(sclkdeepsleep, amdgpu_sclk_deep_sleep_en, int, 0444);



MODULE_PARM_DESC(pcie_gen_cap, "PCIE Gen Caps (0: autodetect (default))");

module_param_named(pcie_gen_cap, amdgpu_pcie_gen_cap, uint, 0444);

drivers/gpu/drm/amd/amdgpu/amdgpu_powerplay.c

+0 −1
Original line number Diff line number Diff line
@@ -52,7 +52,6 @@ static int amdgpu_powerplay_init(struct amdgpu_device *adev) 
		pp_init->chip_family = adev->family;

		pp_init->chip_id = adev->asic_type;

		pp_init->device = amdgpu_cgs_create_device(adev);

		pp_init->powercontainment_enabled = amdgpu_powercontainment;



		ret = amd_powerplay_init(pp_init, amd_pp);

		kfree(pp_init);

drivers/gpu/drm/amd/powerplay/amd_powerplay.c

+1 −0
Original line number Diff line number Diff line
@@ -31,6 +31,7 @@ 
#include "eventmanager.h"

#include "pp_debug.h"





#define PP_CHECK(handle)						\

	do {								\

		if ((handle) == NULL || (handle)->pp_valid != PP_VALID)	\

drivers/gpu/drm/amd/powerplay/hwmgr/fiji_hwmgr.c

+0 −3
Original line number Diff line number Diff line
@@ -619,9 +619,6 @@ static int fiji_hwmgr_backend_init(struct pp_hwmgr *hwmgr) 
	phm_cap_set(hwmgr->platform_descriptor.platformCaps,

			PHM_PlatformCaps_TablelessHardwareInterface);



	phm_cap_set(hwmgr->platform_descriptor.platformCaps,

			PHM_PlatformCaps_SclkDeepSleep);



	data->gpio_debug = 0;



	phm_cap_set(hwmgr->platform_descriptor.platformCaps,

drivers/gpu/drm/amd/powerplay/hwmgr/fiji_powertune.c

+2 −3
Original line number Diff line number Diff line
@@ -77,9 +77,8 @@ void fiji_initialize_power_tune_defaults(struct pp_hwmgr *hwmgr) 


		fiji_hwmgr->fast_watermark_threshold = 100;



		if (hwmgr->powercontainment_enabled) {

			phm_cap_set(hwmgr->platform_descriptor.platformCaps,

				    PHM_PlatformCaps_PowerContainment);

		if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,

					PHM_PlatformCaps_PowerContainment)) {

			tmp = 1;

			fiji_hwmgr->enable_dte_feature = tmp ? false : true;

			fiji_hwmgr->enable_tdc_limit_feature = tmp ? true : false;