Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a7181321 authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Add clock for l3 performance hint for sdm845"

parents 04bb677f 81fcf2c0
Loading
Loading
Loading
Loading
+26 −3
Original line number Diff line number Diff line
/* Copyright (c) 2017, The Linux Foundation. All rights reserved.
/* Copyright (c) 2017-2018, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
@@ -83,10 +83,11 @@
			<&clock_gpucc GPU_CC_CXO_CLK>,
			<&clock_gcc GCC_DDRSS_GPU_AXI_CLK>,
			<&clock_gcc GCC_GPU_MEMNOC_GFX_CLK>,
			<&clock_gpucc GPU_CC_CX_GMU_CLK>;
			<&clock_gpucc GPU_CC_CX_GMU_CLK>,
			<&clock_cpucc L3_GPU_VOTE_CLK>;

		clock-names = "core_clk", "rbbmtimer_clk", "mem_clk",
				"mem_iface_clk", "gmu_clk";
				"mem_iface_clk", "gmu_clk", "l3_vote";

		qcom,isense-clk-on-level = <1>;

@@ -155,6 +156,28 @@
			};
		};

		qcom,l3-pwrlevels {
			#address-cells = <1>;
			#size-cells = <0>;

			compatible = "qcom,l3-pwrlevels";

			qcom,l3-pwrlevel@0 {
				reg = <0>;
				qcom,l3-freq = <0>;
			 };

			qcom,l3-pwrlevel@1 {
				reg = <1>;
				qcom,l3-freq = <806400000>;
			 };

			qcom,l3-pwrlevel@2 {
				reg = <2>;
				qcom,l3-freq = <1305600000>;
			 };
		 };

		/* GPU Mempools */
		qcom,gpu-mempools {
			#address-cells = <1>;
+1 −1
Original line number Diff line number Diff line
@@ -1267,7 +1267,7 @@
		vdd_pwrcl_mx_ao-supply = <&pm8998_s6_level_ao>;

		qcom,mx-turbo-freq = <1478400000 1689600000 3300000001>;
		l3-devs = <&l3_cpu0 &l3_cpu4 &l3_cdsp>;
		l3-devs = <&l3_cpu0 &l3_cpu4 &l3_cdsp &msm_gpu>;

		clock-names = "xo_ao";
		clocks = <&clock_rpmh RPMH_CXO_CLK_A>;