Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a65c2fcd authored by Ville Syrjälä's avatar Ville Syrjälä Committed by Daniel Vetter
Browse files

drm/i915: Set GAC_ECO_BITS register on Gen7+ 



According to BSpec GAC_ECO_BITS register exists on Gen7 platforms as
well. Configure it accordingly.

Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: default avatarImre Deak <imre.deak@intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 3b9d7888

drivers/gpu/drm/i915/i915_gem_gtt.c

+5 −0
Original line number Diff line number Diff line
@@ -117,6 +117,11 @@ static int gen6_ppgtt_enable(struct drm_device *dev) 
				       ECOCHK_PPGTT_CACHE64B);

		I915_WRITE(GFX_MODE, _MASKED_BIT_ENABLE(GFX_PPGTT_ENABLE));

	} else if (INTEL_INFO(dev)->gen >= 7) {

		uint32_t ecobits;



		ecobits = I915_READ(GAC_ECO_BITS);

		I915_WRITE(GAC_ECO_BITS, ecobits | ECOBITS_PPGTT_CACHE64B);



		I915_WRITE(GAM_ECOCHK, ECOCHK_PPGTT_CACHE64B);

		/* GFX_MODE is per-ring on gen7+ */

	}