Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a5b714ad authored by Wang Sheng-Hui's avatar Wang Sheng-Hui Committed by Jens Axboe
Browse files

NVMe: correct comment for offset enum of controller registers in nvme.h 



Section 3.1 gives the comment for the offset of controller registers
in the specification 1.2a.

Some are mis-copied in the header file nvme.h. Correct them.

Signed-off-by: default avatarWang Sheng-Hui <shhuiw@foxmail.com>
Reviewed-by: default avatarChristoph Hellwig <hch@lst.de>
Reviewed-by: default avatarSagi Grimberg <sagi@grimberg.me>
Signed-off-by: default avatarJens Axboe <axboe@fb.com>
parent 6904242d

include/linux/nvme.h

+2 −2
Original line number Diff line number Diff line
@@ -21,13 +21,13 @@ enum { 
	NVME_REG_CAP	= 0x0000,	/* Controller Capabilities */

	NVME_REG_VS	= 0x0008,	/* Version */

	NVME_REG_INTMS	= 0x000c,	/* Interrupt Mask Set */

	NVME_REG_INTMC	= 0x0010,	/* Interrupt Mask Set */

	NVME_REG_INTMC	= 0x0010,	/* Interrupt Mask Clear */

	NVME_REG_CC	= 0x0014,	/* Controller Configuration */

	NVME_REG_CSTS	= 0x001c,	/* Controller Status */

	NVME_REG_NSSR	= 0x0020,	/* NVM Subsystem Reset */

	NVME_REG_AQA	= 0x0024,	/* Admin Queue Attributes */

	NVME_REG_ASQ	= 0x0028,	/* Admin SQ Base Address */

	NVME_REG_ACQ	= 0x0030,	/* Admin SQ Base Address */

	NVME_REG_ACQ	= 0x0030,	/* Admin CQ Base Address */

	NVME_REG_CMBLOC = 0x0038,	/* Controller Memory Buffer Location */

	NVME_REG_CMBSZ	= 0x003c,	/* Controller Memory Buffer Size */

};