Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a47eb351 authored by Andrew Bresticker's avatar Andrew Bresticker Committed by Ralf Baechle
Browse files

CLK: Pistachio: Register external clock gates



Register the clock gates for the external audio and ethernet
reference clocks provided by the top-level general control block.

Signed-off-by: default avatarDamien Horsley <Damien.Horsley@imgtec.com>
Signed-off-by: default avatarAndrew Bresticker <abrestic@chromium.org>
Cc: Mike Turquette <mturquette@linaro.org>
Cc: Stephen Boyd <sboyd@codeaurora.org>
Cc: devicetree@vger.kernel.org
Cc: linux-mips@linux-mips.org
Cc: linux-kernel@vger.kernel.org
Cc: Ezequiel Garcia <ezequiel.garcia@imgtec.com>
Cc: James Hartley <james.hartley@imgtec.com>
Cc: James Hogan <james.hogan@imgtec.com>
Acked-by: default avatarStephen Boyd <sboyd@codeaurora.org>
Patchwork: https://patchwork.linux-mips.org/patch/9321/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 8cb94af6
Loading
Loading
Loading
Loading
+21 −0
Original line number Diff line number Diff line
@@ -306,3 +306,24 @@ static void __init pistachio_cr_periph_init(struct device_node *np)
}
CLK_OF_DECLARE(pistachio_cr_periph, "img,pistachio-cr-periph",
	       pistachio_cr_periph_init);

static struct pistachio_gate pistachio_ext_gates[] __initdata = {
	GATE(EXT_CLK_ENET_IN, "enet_clk_in_gate", "enet_clk_in", 0x58, 5),
	GATE(EXT_CLK_AUDIO_IN, "audio_clk_in_gate", "audio_clk_in", 0x58, 8)
};

static void __init pistachio_cr_top_init(struct device_node *np)
{
	struct pistachio_clk_provider *p;

	p = pistachio_clk_alloc_provider(np, EXT_CLK_NR_CLKS);
	if (!p)
		return;

	pistachio_clk_register_gate(p, pistachio_ext_gates,
				    ARRAY_SIZE(pistachio_ext_gates));

	pistachio_clk_register_provider(p);
}
CLK_OF_DECLARE(pistachio_cr_top, "img,pistachio-cr-top",
	       pistachio_cr_top_init);