Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 96b932b8 authored by Octavian Purdila's avatar Octavian Purdila Committed by Linus Walleij
Browse files

gpio: dln2: use bus_sync_unlock instead of scheduling work 



Use the irq_chip bus_sync_unlock method to update hardware registers
instead of scheduling work from the mask/unmask methods. This simplifies
a bit the driver and make it more uniform with the other GPIO IRQ
drivers.

Signed-off-by: default avatarOctavian Purdila <octavian.purdila@intel.com>
Signed-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
parent 879828c6

drivers/gpio/gpio-dln2.c

+51 −41
Original line number Diff line number Diff line
@@ -47,13 +47,6 @@ 


#define DLN2_GPIO_MAX_PINS 32



struct dln2_irq_work {

	struct work_struct work;

	struct dln2_gpio *dln2;

	int pin;

	int type;

};



struct dln2_gpio {

	struct platform_device *pdev;

	struct gpio_chip gpio;
@@ -66,7 +59,10 @@ struct dln2_gpio { 


	/* active IRQs - not synced to hardware */

	DECLARE_BITMAP(unmasked_irqs, DLN2_GPIO_MAX_PINS);

	struct dln2_irq_work *irq_work;

	/* active IRQS - synced to hardware */

	DECLARE_BITMAP(enabled_irqs, DLN2_GPIO_MAX_PINS);

	int irq_type[DLN2_GPIO_MAX_PINS];

	struct mutex irq_lock;

};



struct dln2_gpio_pin {
@@ -303,18 +299,6 @@ static int dln2_gpio_set_event_cfg(struct dln2_gpio *dln2, unsigned pin, 
				&req, sizeof(req));

}



static void dln2_irq_work(struct work_struct *w)

{

	struct dln2_irq_work *iw = container_of(w, struct dln2_irq_work, work);

	struct dln2_gpio *dln2 = iw->dln2;

	u8 type = iw->type & DLN2_GPIO_EVENT_MASK;



	if (test_bit(iw->pin, dln2->unmasked_irqs))

		dln2_gpio_set_event_cfg(dln2, iw->pin, type, 0);

	else

		dln2_gpio_set_event_cfg(dln2, iw->pin, DLN2_GPIO_EVENT_NONE, 0);

}



static void dln2_irq_unmask(struct irq_data *irqd)

{

	struct gpio_chip *gc = irq_data_get_irq_chip_data(irqd);
@@ -322,7 +306,6 @@ static void dln2_irq_unmask(struct irq_data *irqd) 
	int pin = irqd_to_hwirq(irqd);



	set_bit(pin, dln2->unmasked_irqs);

	schedule_work(&dln2->irq_work[pin].work);

}



static void dln2_irq_mask(struct irq_data *irqd)
@@ -332,7 +315,6 @@ static void dln2_irq_mask(struct irq_data *irqd) 
	int pin = irqd_to_hwirq(irqd);



	clear_bit(pin, dln2->unmasked_irqs);

	schedule_work(&dln2->irq_work[pin].work);

}



static int dln2_irq_set_type(struct irq_data *irqd, unsigned type)
@@ -343,19 +325,19 @@ static int dln2_irq_set_type(struct irq_data *irqd, unsigned type) 


	switch (type) {

	case IRQ_TYPE_LEVEL_HIGH:

		dln2->irq_work[pin].type = DLN2_GPIO_EVENT_LVL_HIGH;

		dln2->irq_type[pin] = DLN2_GPIO_EVENT_LVL_HIGH;

		break;

	case IRQ_TYPE_LEVEL_LOW:

		dln2->irq_work[pin].type = DLN2_GPIO_EVENT_LVL_LOW;

		dln2->irq_type[pin] = DLN2_GPIO_EVENT_LVL_LOW;

		break;

	case IRQ_TYPE_EDGE_BOTH:

		dln2->irq_work[pin].type = DLN2_GPIO_EVENT_CHANGE;

		dln2->irq_type[pin] = DLN2_GPIO_EVENT_CHANGE;

		break;

	case IRQ_TYPE_EDGE_RISING:

		dln2->irq_work[pin].type = DLN2_GPIO_EVENT_CHANGE_RISING;

		dln2->irq_type[pin] = DLN2_GPIO_EVENT_CHANGE_RISING;

		break;

	case IRQ_TYPE_EDGE_FALLING:

		dln2->irq_work[pin].type = DLN2_GPIO_EVENT_CHANGE_FALLING;

		dln2->irq_type[pin] = DLN2_GPIO_EVENT_CHANGE_FALLING;

		break;

	default:

		return -EINVAL;
@@ -364,11 +346,50 @@ static int dln2_irq_set_type(struct irq_data *irqd, unsigned type) 
	return 0;

}



static void dln2_irq_bus_lock(struct irq_data *irqd)

{

	struct gpio_chip *gc = irq_data_get_irq_chip_data(irqd);

	struct dln2_gpio *dln2 = container_of(gc, struct dln2_gpio, gpio);



	mutex_lock(&dln2->irq_lock);

}



static void dln2_irq_bus_unlock(struct irq_data *irqd)

{

	struct gpio_chip *gc = irq_data_get_irq_chip_data(irqd);

	struct dln2_gpio *dln2 = container_of(gc, struct dln2_gpio, gpio);

	int pin = irqd_to_hwirq(irqd);

	int enabled, unmasked;

	unsigned type;

	int ret;



	enabled = test_bit(pin, dln2->enabled_irqs);

	unmasked = test_bit(pin, dln2->unmasked_irqs);



	if (enabled != unmasked) {

		if (unmasked) {

			type = dln2->irq_type[pin] & DLN2_GPIO_EVENT_MASK;

			set_bit(pin, dln2->enabled_irqs);

		} else {

			type = DLN2_GPIO_EVENT_NONE;

			clear_bit(pin, dln2->enabled_irqs);

		}



		ret = dln2_gpio_set_event_cfg(dln2, pin, type, 0);

		if (ret)

			dev_err(dln2->gpio.dev, "failed to set event\n");

	}



	mutex_unlock(&dln2->irq_lock);

}



static struct irq_chip dln2_gpio_irqchip = {

	.name = "dln2-irq",

	.irq_mask = dln2_irq_mask,

	.irq_unmask = dln2_irq_unmask,

	.irq_set_type = dln2_irq_set_type,

	.irq_bus_lock = dln2_irq_bus_lock,

	.irq_bus_sync_unlock = dln2_irq_bus_unlock,

};



static void dln2_gpio_event(struct platform_device *pdev, u16 echo,
@@ -400,7 +421,7 @@ static void dln2_gpio_event(struct platform_device *pdev, u16 echo, 
		return;

	}



	switch (dln2->irq_work[pin].type) {

	switch (dln2->irq_type[pin]) {

	case DLN2_GPIO_EVENT_CHANGE_RISING:

		if (event->value)

			generic_handle_irq(irq);
@@ -419,7 +440,7 @@ static int dln2_gpio_probe(struct platform_device *pdev) 
	struct dln2_gpio *dln2;

	struct device *dev = &pdev->dev;

	int pins;

	int i, ret;

	int ret;



	pins = dln2_gpio_get_pin_count(pdev);

	if (pins < 0) {
@@ -435,15 +456,7 @@ static int dln2_gpio_probe(struct platform_device *pdev) 
	if (!dln2)

		return -ENOMEM;



	dln2->irq_work = devm_kcalloc(&pdev->dev, pins,

				      sizeof(struct dln2_irq_work), GFP_KERNEL);

	if (!dln2->irq_work)

		return -ENOMEM;

	for (i = 0; i < pins; i++) {

		INIT_WORK(&dln2->irq_work[i].work, dln2_irq_work);

		dln2->irq_work[i].pin = i;

		dln2->irq_work[i].dln2 = dln2;

	}

	mutex_init(&dln2->irq_lock);



	dln2->pdev = pdev;
@@ -497,11 +510,8 @@ static int dln2_gpio_probe(struct platform_device *pdev) 
static int dln2_gpio_remove(struct platform_device *pdev)

{

	struct dln2_gpio *dln2 = platform_get_drvdata(pdev);

	int i;



	dln2_unregister_event_cb(pdev, DLN2_GPIO_CONDITION_MET_EV);

	for (i = 0; i < dln2->gpio.ngpio; i++)

		flush_work(&dln2->irq_work[i].work);

	gpiochip_remove(&dln2->gpio);



	return 0;