Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 94eed55a authored by Junwen Wu's avatar Junwen Wu
Browse files

ARM: dts: msm: Add support for speed-bin 5 for SDM439/429 



Add speed-bin 5 to support the fmax of 1.7GHz for cpu clock.

Change-Id: I46fef4cf28f62d48a9673aa70b4957c70936a12c
Signed-off-by: default avatarJunwen Wu <wudaemon@codeaurora.org>
parent cae1ad55

arch/arm64/boot/dts/qcom/sdm429.dtsi

+13 −1
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2018, The Linux Foundation. All rights reserved.

 * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and
@@ -220,6 +220,18 @@ 
			<  400000000 1>,

			<  533333333 3>;



		qcom,speed5-bin-v0-c1 =

			<          0 0>,

			<  960000000 1>,

			< 1305600000 1>,

			< 1497600000 2>,

			< 1708800000 3>;



		qcom,speed5-bin-v0-cci =

			<          0 0>,

			<  400000000 1>,

			<  533333333 3>;



		#clock-cells = <1>;

	};

arch/arm64/boot/dts/qcom/sdm439.dtsi

+20 −0
Original line number Diff line number Diff line
@@ -356,6 +356,26 @@ 
		<          0 0>,

		<  400000000 1>,

		<  533333333 3>;



	qcom,speed5-bin-v0-c0 =

		<          0 0>,

		<  768000000 1>,

		<  998400000 1>,

		< 1171200000 2>,

		< 1305600000 3>,

		< 1459200000 5>;



	qcom,speed5-bin-v0-c1=

		<          0 0>,

		<  960000000 1>,

		< 1305600000 1>,

		< 1497600000 2>,

		< 1708800000 3>;



	qcom,speed5-bin-v0-cci =

		<          0 0>,

		<  400000000 1>,

		<  533333333 3>;

};



&clock_gcc {