Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 94ce1c58 authored by Grant Erickson's avatar Grant Erickson Committed by Josh Boyer
Browse files

powerpc/4xx: DTS: Add Add'l SDRAM0 Compatible and Interrupt Info



Added additional information for type and compatibility strings and
interrupt information to the SDRAM0 memory-controller device tree
nodes for AMCC PowerPC 405EX[r]-based boards to facilitate binding
with the new "ibm,sdram-4xx-ddr2" EDAC memory controller adapter driver.

Signed-off-by: default avatarGrant Erickson <gerickson@nuovations.com>
Acked-by: default avatarStefan Roese <sr@denx.de>
Signed-off-by: default avatarJosh Boyer <jwboyer@linux.vnet.ibm.com>
parent f3b8436a
Loading
Loading
Loading
Loading
+4 −1
Original line number Original line Diff line number Diff line
@@ -89,8 +89,11 @@
		clock-frequency = <0>; /* Filled in by U-Boot */
		clock-frequency = <0>; /* Filled in by U-Boot */


		SDRAM0: memory-controller {
		SDRAM0: memory-controller {
			compatible = "ibm,sdram-405exr";
			compatible = "ibm,sdram-405exr", "ibm,sdram-4xx-ddr2";
			dcr-reg = <0x010 0x002>;
			dcr-reg = <0x010 0x002>;
			interrupt-parent = <&UIC2>;
			interrupts = <0x5 0x4	/* ECC DED Error */ 
				      0x6 0x4>;	/* ECC SEC Error */ 
		};
		};


		MAL0: mcmal {
		MAL0: mcmal {
+4 −1
Original line number Original line Diff line number Diff line
@@ -90,8 +90,11 @@
		clock-frequency = <0>; /* Filled in by U-Boot */
		clock-frequency = <0>; /* Filled in by U-Boot */


		SDRAM0: memory-controller {
		SDRAM0: memory-controller {
			compatible = "ibm,sdram-405ex";
			compatible = "ibm,sdram-405ex", "ibm,sdram-4xx-ddr2";
			dcr-reg = <0x010 0x002>;
			dcr-reg = <0x010 0x002>;
			interrupt-parent = <&UIC2>;
			interrupts = <0x5 0x4	/* ECC DED Error */ 
				      0x6 0x4>;	/* ECC SEC Error */ 
		};
		};


		MAL0: mcmal {
		MAL0: mcmal {
+4 −1
Original line number Original line Diff line number Diff line
@@ -90,8 +90,11 @@
		clock-frequency = <0>; /* Filled in by U-Boot */
		clock-frequency = <0>; /* Filled in by U-Boot */


		SDRAM0: memory-controller {
		SDRAM0: memory-controller {
			compatible = "ibm,sdram-405ex";
			compatible = "ibm,sdram-405ex", "ibm,sdram-4xx-ddr2";
			dcr-reg = <0x010 0x002>;
			dcr-reg = <0x010 0x002>;
			interrupt-parent = <&UIC2>;
			interrupts = <0x5 0x4 /* ECC DED Error */
			              0x6 0x4 /* ECC SEC Error */ >;
		};
		};


		MAL0: mcmal {
		MAL0: mcmal {