Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 941fd2e7 authored by Dinh Nguyen's avatar Dinh Nguyen Committed by Borislav Petkov
Browse files

EDAC, altera: SoCFPGA EDAC should not look for ECC_CORR_EN



The bootloader may or may not enable the ECC_CORR_EN bit. By
not enabling ECC_CORR_EN, when error happens, it is the user's
responsibility to perform a full SDRAM scrub.

Remove the check for ECC_CORR_EN.

Signed-off-by: default avatarDinh Nguyen <dinguyen@opensource.altera.com>
Cc: linux-edac <linux-edac@vger.kernel.org>
Cc: Mauro Carvalho Chehab <mchehab@osg.samsung.com>
Cc: Thor Thayer <tthayer@opensource.altera.com>
Link: http://lkml.kernel.org/r/1444864456-21778-1-git-send-email-dinguyen@opensource.altera.com


Signed-off-by: default avatarBorislav Petkov <bp@suse.de>
parent 30f84a89
Loading
Loading
Loading
Loading
+1 −2
Original line number Original line Diff line number Diff line
@@ -30,8 +30,7 @@
#define CV_CTLCFG_GEN_SB_ERR       0x2000
#define CV_CTLCFG_GEN_SB_ERR       0x2000
#define CV_CTLCFG_GEN_DB_ERR       0x4000
#define CV_CTLCFG_GEN_DB_ERR       0x4000


#define CV_CTLCFG_ECC_AUTO_EN     (CV_CTLCFG_ECC_EN | \
#define CV_CTLCFG_ECC_AUTO_EN     (CV_CTLCFG_ECC_EN)
				   CV_CTLCFG_ECC_CORR_EN)


/* SDRAM Controller Address Width Register */
/* SDRAM Controller Address Width Register */
#define CV_DRAMADDRW_OFST          0x2C
#define CV_DRAMADDRW_OFST          0x2C