Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 89ecbb40 authored by Chandrasekhar Mattaparthy's avatar Chandrasekhar Mattaparthy
Browse files

ARM: msm: dts: Remove unwanted DDR bw values 



removal of the non-Fmax clock-rates from allowable
clock-rates table because these intermediate
clock-rates are only adding unnecessary complexity and
no real benefit to power.

Change-Id: Ib8f7d14b3f5e02623ffdf51766527f637a4779a1
Signed-off-by: default avatarChandrasekhar Mattaparthy <cmatta@codeaurora.org>
parent 4d356ffa

arch/arm64/boot/dts/qcom/sda429-bg-wtp-overlay.dts

+1 −4
Original line number Diff line number Diff line
@@ -212,6 +212,7 @@ 
	qcom,initial-pwrlevel = <0>;

	qcom,gpu-pwrlevels {

		qcom,gpu-pwrlevel@0 {

			reg = <0>;

			qcom,gpu-freq = <320000000>;

			qcom,bus-freq = <2>;

			qcom,bus-min = <2>;
@@ -237,12 +238,8 @@ 


&cpubw {

	qcom,bw-tbl =

		<   769 /*  100.8 MHz */ >,

		<  1611 /*  211.2 MHz */ >,     /*Low SVS*/

		<  2124 /*  278.4 MHz */ >,

		<  2929 /*  384   MHz */ >,     /* SVS */

		<  3221 /*  422.4 MHz */ >,

		<  4248 /*  556.8 MHz */ >,

		<  5053 /*  662.4 MHz */ >,     /* SVS+  */

		<  5712 /*  748.8 MHz */ >;     /* NOM   */

};

arch/arm64/boot/dts/qcom/sdm429-bg-wtp-overlay.dts

+1 −4
Original line number Diff line number Diff line
@@ -214,6 +214,7 @@ 
	qcom,initial-pwrlevel = <0>;

	qcom,gpu-pwrlevels {

		qcom,gpu-pwrlevel@0 {

			reg = <0>;

			qcom,gpu-freq = <320000000>;

			qcom,bus-freq = <2>;

			qcom,bus-min = <2>;
@@ -238,12 +239,8 @@ 
};

&cpubw {

	qcom,bw-tbl =

		<   769 /*  100.8 MHz */ >,

		<  1611 /*  211.2 MHz */ >,     /*Low SVS*/

		<  2124 /*  278.4 MHz */ >,

		<  2929 /*  384   MHz */ >,     /* SVS */

		<  3221 /*  422.4 MHz */ >,

		<  4248 /*  556.8 MHz */ >,

		<  5053 /*  662.4 MHz */ >,     /* SVS+  */

		<  5712 /*  748.8 MHz */ >;     /* NOM   */

};